JPS6478369A - Vector data processor - Google Patents

Vector data processor

Info

Publication number
JPS6478369A
JPS6478369A JP23370287A JP23370287A JPS6478369A JP S6478369 A JPS6478369 A JP S6478369A JP 23370287 A JP23370287 A JP 23370287A JP 23370287 A JP23370287 A JP 23370287A JP S6478369 A JPS6478369 A JP S6478369A
Authority
JP
Japan
Prior art keywords
pipe
arithmetic
comparison
vector
selecting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP23370287A
Other languages
Japanese (ja)
Inventor
Akira Yoshida
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP23370287A priority Critical patent/JPS6478369A/en
Publication of JPS6478369A publication Critical patent/JPS6478369A/en
Pending legal-status Critical Current

Links

Landscapes

  • Complex Calculations (AREA)

Abstract

PURPOSE:To carry out sorting, merging, selecting and joining operations, etc., in parallel with each other via a pipeline, by adding a vector register, a mask register, a comparison arithmetic pipe and an arrangement pipe into a vector arithmetic unit. CONSTITUTION:Plural key elements are read out of a vector register VR20 at one time and undergo comparison arithmetic. Based on the arithmetic results, the key elements are selected and can be written again in the VR20 via a comparison arithmetic pipe 22. A mask register MR21 writes the result of the comparison result. An arrangement pipe 23 arranges data by reading plural pieces of vector data out of the VR20 to store them temporarily in a buffer, selecting directly the elements read out of the buffer based on the comparison result stored in the MR21 or the comparison result of the pipe 22, and writing these elements again in the VR20. Thus it is possible to process the sorting, merging, selecting and joining operations, etc., which are important to data base processing via a pipeline.
JP23370287A 1987-09-19 1987-09-19 Vector data processor Pending JPS6478369A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23370287A JPS6478369A (en) 1987-09-19 1987-09-19 Vector data processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23370287A JPS6478369A (en) 1987-09-19 1987-09-19 Vector data processor

Publications (1)

Publication Number Publication Date
JPS6478369A true JPS6478369A (en) 1989-03-23

Family

ID=16959208

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23370287A Pending JPS6478369A (en) 1987-09-19 1987-09-19 Vector data processor

Country Status (1)

Country Link
JP (1) JPS6478369A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5210870A (en) * 1990-03-27 1993-05-11 International Business Machines Database sort and merge apparatus with multiple memory arrays having alternating access
US5287494A (en) * 1990-10-18 1994-02-15 International Business Machines Corporation Sorting/merging tree for determining a next tournament champion in each cycle by simultaneously comparing records in a path of the previous tournament champion

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5210870A (en) * 1990-03-27 1993-05-11 International Business Machines Database sort and merge apparatus with multiple memory arrays having alternating access
US5548769A (en) * 1990-03-27 1996-08-20 International Business Machines Corporation Database engine
US5619713A (en) * 1990-03-27 1997-04-08 International Business Machines Corporation Apparatus for realigning database fields through the use of a crosspoint switch
US5287494A (en) * 1990-10-18 1994-02-15 International Business Machines Corporation Sorting/merging tree for determining a next tournament champion in each cycle by simultaneously comparing records in a path of the previous tournament champion

Similar Documents

Publication Publication Date Title
EP0735463A3 (en) Computer processor having a register file with reduced read and/or write port bandwidth
EP0213842A3 (en) Mechanism for performing data references to storage in parallel with instruction execution on a reduced instruction-set processor
EP0138419A3 (en) Central processing unit for a digital computer
US4630192A (en) Apparatus for executing an instruction and for simultaneously generating and storing related information
KR910005154A (en) Pipelined Write Buffer Registers
TW343318B (en) Register addressing in a data processing apparatus
JPS6462764A (en) Vector computer
EP0331191A3 (en) Information processing system capable of carrying out advanced execution
JPS6478369A (en) Vector data processor
ATE81731T1 (en) VECTOR SNAKE IN COMPUTERS WITH VECTOR REGISTERS.
KR900000480B1 (en) Buffer memory control method into data processing apparatus
EP1257912A4 (en) Method and apparatus for improved computer load and store operations
JPS5731078A (en) Vector data processor
JPS57105078A (en) Vector processor
JPS57174750A (en) Data processor
GB936331A (en) Improvements in data processing systems
JPS5727362A (en) Vector data processor
ATE57582T1 (en) ARRANGEMENT FOR THE PROCESSING OF JUMP INSTRUCTIONS IN DATA PROCESSING SYSTEMS WORKING ACCORDING TO THE ASSEMBLY LINE PRINCIPLE.
JPS6437626A (en) Register updating mechanism
JPS6435794A (en) Semiconductor memory
JPS6454557A (en) Address parity checking circuit
EP0359496A3 (en) Parallel processor
JPS6437627A (en) Register updating mechanism
JPS5534312A (en) Cash control method
JPS5622170A (en) Vector operation processing system