JPS6478319A - Video memory transfer controller - Google Patents

Video memory transfer controller

Info

Publication number
JPS6478319A
JPS6478319A JP62235483A JP23548387A JPS6478319A JP S6478319 A JPS6478319 A JP S6478319A JP 62235483 A JP62235483 A JP 62235483A JP 23548387 A JP23548387 A JP 23548387A JP S6478319 A JPS6478319 A JP S6478319A
Authority
JP
Japan
Prior art keywords
vram
cpu
display cycle
data
buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62235483A
Other languages
English (en)
Other versions
JP2610275B2 (ja
Inventor
Kimio Yamamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Epson Corp
Hudson Soft Co Ltd
Original Assignee
Seiko Epson Corp
Hudson Soft Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Epson Corp, Hudson Soft Co Ltd filed Critical Seiko Epson Corp
Priority to JP62235483A priority Critical patent/JP2610275B2/ja
Priority to US07/174,686 priority patent/US5030946A/en
Priority to GB8818787A priority patent/GB2210238B/en
Priority to KR88011051A priority patent/KR960009839B1/ko
Publication of JPS6478319A publication Critical patent/JPS6478319A/ja
Priority to GB9118787A priority patent/GB2246935B/en
Application granted granted Critical
Publication of JP2610275B2 publication Critical patent/JP2610275B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G06F3/14—Digital output to display device ; Cooperation and interconnection of the display device with other functional units
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory
    • G09G5/391—Resolution modifying circuits, e.g. variable screen formats

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Human Computer Interaction (AREA)
  • General Engineering & Computer Science (AREA)
  • Image Input (AREA)
  • Digital Computer Display Output (AREA)
  • Memory System (AREA)
  • Controls And Circuits For Display Device (AREA)
JP62235483A 1987-05-20 1987-09-19 ビデオメモリ転送制御装置 Expired - Lifetime JP2610275B2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP62235483A JP2610275B2 (ja) 1987-09-19 1987-09-19 ビデオメモリ転送制御装置
US07/174,686 US5030946A (en) 1987-05-20 1988-03-29 Apparatus for the control of an access to a video memory
GB8818787A GB2210238B (en) 1987-09-19 1988-08-08 An apparatus for the control of an access to a video memory
KR88011051A KR960009839B1 (en) 1987-09-19 1988-08-30 Apparatus for controlling access of video memory
GB9118787A GB2246935B (en) 1987-09-19 1991-09-02 An apparatus for the control of an access to a video memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62235483A JP2610275B2 (ja) 1987-09-19 1987-09-19 ビデオメモリ転送制御装置

Publications (2)

Publication Number Publication Date
JPS6478319A true JPS6478319A (en) 1989-03-23
JP2610275B2 JP2610275B2 (ja) 1997-05-14

Family

ID=16986729

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62235483A Expired - Lifetime JP2610275B2 (ja) 1987-05-20 1987-09-19 ビデオメモリ転送制御装置

Country Status (3)

Country Link
JP (1) JP2610275B2 (ja)
KR (1) KR960009839B1 (ja)
GB (1) GB2210238B (ja)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05158655A (ja) * 1991-12-05 1993-06-25 Fujitsu Ltd クロック乗換え回路

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2065979C (en) * 1991-06-10 1999-01-19 Stephen Patrick Thompson Mode dependent minimum fifo fill level controls processor access to video memory

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59143190A (ja) * 1983-02-05 1984-08-16 富士通株式会社 情報処理装置
JPS61163021A (ja) * 1985-01-14 1986-07-23 Mitsubishi Heavy Ind Ltd 自動車の騒音防止装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59143190A (ja) * 1983-02-05 1984-08-16 富士通株式会社 情報処理装置
JPS61163021A (ja) * 1985-01-14 1986-07-23 Mitsubishi Heavy Ind Ltd 自動車の騒音防止装置

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05158655A (ja) * 1991-12-05 1993-06-25 Fujitsu Ltd クロック乗換え回路

Also Published As

Publication number Publication date
GB2210238B (en) 1992-05-13
KR960009839B1 (en) 1996-07-24
JP2610275B2 (ja) 1997-05-14
GB2210238A (en) 1989-06-01
GB8818787D0 (en) 1988-09-07
KR890005617A (ko) 1989-05-16

Similar Documents

Publication Publication Date Title
JPS5725069A (en) Vector data processing equipment
CA2066454A1 (en) Apparatus and method for maintaining cache/main memory consistency
GB2011682A (en) Instruction buffer in computer
JPS6478319A (en) Video memory transfer controller
EP0141245A3 (en) Method for the operation of a couple of memory blocks normally working in parallel
EP0266431A4 (en) Image processor
EP0310446A3 (en) Cache memory management method
JPS54146555A (en) Data transfer system between processors
JPS54149520A (en) Dispaly unit
JPS6429933A (en) Store buffer controller for buffer storage system
JPS54124644A (en) Data transfer system
JPS6486395A (en) Storage device
JPS5638631A (en) Data transfer apparatus
JPS5533282A (en) Buffer control system
JPH0215425Y2 (ja)
JPS62272320A (ja) ラベルプリンタのバツフアクリア方法
JPS6484382A (en) Image processor
JPS5730166A (en) Stack memory processor
KR920009435B1 (ko) 듀얼 포트 메모리 소자의 데이타 전송방법
JPS5717073A (en) Picture data processing system
JPS5677965A (en) Buffer memory control system
JPS6436460A (en) Image processing system
JP2867482B2 (ja) 画像処理装置
JPS54148336A (en) Information processor
JPS5694425A (en) Receiving data transfer control system

Legal Events

Date Code Title Description
R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080213

Year of fee payment: 11