JPS6465471A - Pattern generating device - Google Patents
Pattern generating deviceInfo
- Publication number
- JPS6465471A JPS6465471A JP62221618A JP22161887A JPS6465471A JP S6465471 A JPS6465471 A JP S6465471A JP 62221618 A JP62221618 A JP 62221618A JP 22161887 A JP22161887 A JP 22161887A JP S6465471 A JPS6465471 A JP S6465471A
- Authority
- JP
- Japan
- Prior art keywords
- counter
- pattern
- clock
- data
- frequency
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
- Dc Digital Transmission (AREA)
- Tests Of Electronic Circuits (AREA)
Abstract
PURPOSE:To obtain a secure test pattern by synchronizing an address counter, a loop counter, and a pattern parameter specifying counter with a prescribed clock and generating pattern data which differ in pattern length and the number of times of repetition. CONSTITUTION:The clock of prescribed frequency is frequency-divided 19 with a reset signal from a patter setting means 11 and a frequency-divided clock 1/2 is supplied to counters 21-25 and a multiplexer 27. For the purpose, pattern length N from a pattern length selector 15 is preset in the pattern address counter 21, the number M of times of reception from a looping frequency selector 17 is preset in the loop counter 23, and the counter value of the pattern parameter specifying counter 25 is 0. The counter 21, therefore,counts down every time the clock 1/2 is inputted and supplies address data to a memory 13. Further, the memory 13 is supplied with the data 0 from the counter 25 and the data on the pattern length N is read out of the memory 13 and sent out to an LSI through a multiplexer 27 and a shift register 29.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62221618A JP2620089B2 (en) | 1987-09-04 | 1987-09-04 | Pattern generator |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62221618A JP2620089B2 (en) | 1987-09-04 | 1987-09-04 | Pattern generator |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6465471A true JPS6465471A (en) | 1989-03-10 |
JP2620089B2 JP2620089B2 (en) | 1997-06-11 |
Family
ID=16769577
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62221618A Expired - Lifetime JP2620089B2 (en) | 1987-09-04 | 1987-09-04 | Pattern generator |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2620089B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0310333A (en) * | 1989-06-07 | 1991-01-17 | Mitsubishi Electric Corp | Test equipment |
WO2005013546A1 (en) * | 2003-07-31 | 2005-02-10 | Advantest Corporation | Clock transfer unit and test equipment |
JP2007292603A (en) * | 2006-04-25 | 2007-11-08 | Advantest Corp | Testing device and testing method |
JP2008287573A (en) * | 2007-05-18 | 2008-11-27 | Ricoh Co Ltd | Data processor and self-diagnostic method therefor |
-
1987
- 1987-09-04 JP JP62221618A patent/JP2620089B2/en not_active Expired - Lifetime
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0310333A (en) * | 1989-06-07 | 1991-01-17 | Mitsubishi Electric Corp | Test equipment |
WO2005013546A1 (en) * | 2003-07-31 | 2005-02-10 | Advantest Corporation | Clock transfer unit and test equipment |
US7509517B2 (en) | 2003-07-31 | 2009-03-24 | Advantest Corporation | Clock transferring apparatus for synchronizing input data with internal clock and test apparatus having the same |
JP2007292603A (en) * | 2006-04-25 | 2007-11-08 | Advantest Corp | Testing device and testing method |
JP2008287573A (en) * | 2007-05-18 | 2008-11-27 | Ricoh Co Ltd | Data processor and self-diagnostic method therefor |
Also Published As
Publication number | Publication date |
---|---|
JP2620089B2 (en) | 1997-06-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3470346D1 (en) | Control of signal timing apparatus in automatic test systems using minimal memory | |
CH647381GA3 (en) | ||
TW346540B (en) | Test method of integrated circuit devices by using a dual edge clock technique | |
JPS6465471A (en) | Pattern generating device | |
SE7702839L (en) | DIGITAL, ELECTRONIC CLOCK WITH ALARM DEVICE | |
GB2006996B (en) | Electronic timepiece | |
EP0252714A3 (en) | Semiconducteur integrated circuit device having a tester circuit | |
GB2011130A (en) | Electronic timepiece | |
JPS5663628A (en) | Data processing device | |
JPS5286746A (en) | Pulse count readout control circuit | |
JPS5443778A (en) | Drive of electronic wrist watch with alarm | |
JPS5474472A (en) | Electronic watch with playing device | |
CH632379B (en) | ELECTRONIC WATCH MOVEMENT. | |
JPS56663A (en) | Random logic circuit inspecting unit | |
JPS57174958A (en) | Pseudo error pulse inserting circuit | |
JPS6424755A (en) | Recording apparatus | |
EP0880089A3 (en) | Method and apparatus for generating a clock signal | |
JPS5654383A (en) | Electronic watch | |
JPS6436117A (en) | Variable delay circuit | |
JPS55107978A (en) | Tempo display controller for automatic rhythmic device | |
JPS5575661A (en) | Test unit for integrated circuit | |
JPS52123662A (en) | Ic inspection circuit in electronic watches | |
JPS5696548A (en) | Input scanning circuit | |
JPS5786949A (en) | Random-number generation control circuit | |
JPS5481874A (en) | Electronic watch |