JPS56663A - Random logic circuit inspecting unit - Google Patents

Random logic circuit inspecting unit

Info

Publication number
JPS56663A
JPS56663A JP7465679A JP7465679A JPS56663A JP S56663 A JPS56663 A JP S56663A JP 7465679 A JP7465679 A JP 7465679A JP 7465679 A JP7465679 A JP 7465679A JP S56663 A JPS56663 A JP S56663A
Authority
JP
Japan
Prior art keywords
signal
timing
expected value
circuit
pulse
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7465679A
Other languages
Japanese (ja)
Inventor
Sadao Nakamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP7465679A priority Critical patent/JPS56663A/en
Publication of JPS56663A publication Critical patent/JPS56663A/en
Pending legal-status Critical Current

Links

Landscapes

  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)

Abstract

PURPOSE: To realize a high-speed function test, by delaying the expected value transmission timing by an arbitrary time for the input pattern signal transmission timing and by synchronizing the output pattern signal and the expected value signal with each other.
CONSTITUTION: Pulse generating circuit 10 is set to a frequency n-number times as high as timing signal To of the pattern signal of inspected circuit 9, and this pulse signal ϕ is 1/10 frequency-divided through frequency dividing circuit 11 to form input pattern transmission timing signal To. This pulse signal ϕ is divided into n in respect to space through counter circuit 12 and is made into timing signals, which are delayed by one period of timing pulse ϕ for one another successively, through gate circuits G20WG22, and timing signal Tp selected by selecting circuit 13 is used as an expected value transmitting timing signal. Thus, the input pattern is transmitted by timing signal To, and the expected value signal can be transmitted by timing Tp delayed by an arbitrary time, so that the output signal and the expected value signal can be adapted to each other, and consequently, a high-speed function test can be realized.
COPYRIGHT: (C)1981,JPO&Japio
JP7465679A 1979-06-15 1979-06-15 Random logic circuit inspecting unit Pending JPS56663A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7465679A JPS56663A (en) 1979-06-15 1979-06-15 Random logic circuit inspecting unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7465679A JPS56663A (en) 1979-06-15 1979-06-15 Random logic circuit inspecting unit

Publications (1)

Publication Number Publication Date
JPS56663A true JPS56663A (en) 1981-01-07

Family

ID=13553485

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7465679A Pending JPS56663A (en) 1979-06-15 1979-06-15 Random logic circuit inspecting unit

Country Status (1)

Country Link
JP (1) JPS56663A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6181082U (en) * 1984-10-31 1986-05-29
US4921814A (en) * 1987-12-28 1990-05-01 Mitsubishi Denki Kabushiki Kaisha Method of producing an MMIC
JPH0611544A (en) * 1993-04-28 1994-01-21 Hitachi Ltd Test pattern generator

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5381034A (en) * 1976-12-27 1978-07-18 Hitachi Ltd Measuring circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5381034A (en) * 1976-12-27 1978-07-18 Hitachi Ltd Measuring circuit

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6181082U (en) * 1984-10-31 1986-05-29
US4921814A (en) * 1987-12-28 1990-05-01 Mitsubishi Denki Kabushiki Kaisha Method of producing an MMIC
JPH0611544A (en) * 1993-04-28 1994-01-21 Hitachi Ltd Test pattern generator

Similar Documents

Publication Publication Date Title
EP0404127A3 (en) Signal generator
JPS56663A (en) Random logic circuit inspecting unit
IE43734L (en) Transition indicator for two-level signal
ES485969A1 (en) Test circuit for synchronously operating clock generators.
JPS56106421A (en) Constant ratio delay circuit
JPS5647837A (en) Delay circuit
JPS5231630A (en) Test ethod of digital equipment
JPS5454681A (en) Pulse signal measuring apparatus
JPS5212868A (en) Automatic synchronizing signal generating circuit
JPS55134367A (en) Device for testing digital ic
JPS5523677A (en) Selection circuit for delay time
JPS5654142A (en) Timing generating circuit
SU839037A1 (en) Pulse duration discriminator
NL7608320A (en) Synchronising circuit for timing signal using cascaded flip=flops - uses one flip=flop as polarity detector of signal and connects to second via delay by logic
JPS5587201A (en) Double system controller
JPS5488168A (en) Phase shift detector
JPS55676A (en) Pulse delay circuit
JPS53124956A (en) Delay circuit
JPS54123848A (en) Test equipment for digital control circuit
JPS553265A (en) Reception timing device for digital code
JPS56145370A (en) Logic circuit
JPS55157018A (en) Digital control unit
JPS5663268A (en) Measuring window width setting circuit of phase deviation tester
JPS5383654A (en) Count pulse generating circuit
JPS55146618A (en) Data synchronizing circuit