JPS56145370A - Logic circuit - Google Patents
Logic circuitInfo
- Publication number
- JPS56145370A JPS56145370A JP3798580A JP3798580A JPS56145370A JP S56145370 A JPS56145370 A JP S56145370A JP 3798580 A JP3798580 A JP 3798580A JP 3798580 A JP3798580 A JP 3798580A JP S56145370 A JPS56145370 A JP S56145370A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- shift register
- output
- lines
- logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/317—Testing of digital circuits
Landscapes
- Engineering & Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Tests Of Electronic Circuits (AREA)
- Test And Diagnosis Of Digital Computers (AREA)
- Logic Circuits (AREA)
Abstract
PURPOSE:To obtain a reference logic circuit which can obtain the expectation of output response readily and at a high speed by using a programmable logic arrays and a feedback shift register. CONSTITUTION:A logic integrated circuit under test is obtained by programming the function of the logic integrated circuit under test in logic arrays 51 and 52 and selecting the output signal lines of flip-flops 32-1-32-n at the locations predetermined by the feedback shift register 53 by the use of signal selecting lines 301-1- 301-n. The register 53 is initially set by a signal line 303, and a random-number input signal train is applied to input signal lines 101-1-101-m in synchronization with a signal which is applied to a signal line 302. The signal train which appears on an output line 304 is sequentially sent to a separately prepared shift register. Thus, the expectation of the signal train appearing at the output signal lines of the OR array 52 can be readily obtained.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3798580A JPS56145370A (en) | 1980-03-25 | 1980-03-25 | Logic circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP3798580A JPS56145370A (en) | 1980-03-25 | 1980-03-25 | Logic circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS56145370A true JPS56145370A (en) | 1981-11-12 |
Family
ID=12512857
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP3798580A Pending JPS56145370A (en) | 1980-03-25 | 1980-03-25 | Logic circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56145370A (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5988664A (en) * | 1982-11-08 | 1984-05-22 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | Self-test set |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5176040A (en) * | 1974-09-03 | 1976-07-01 | Hewlett Packard Yokogawa | Dejitarukairono shikensochi |
| JPS5476037A (en) * | 1977-11-30 | 1979-06-18 | Nec Corp | Pla logic circuit |
-
1980
- 1980-03-25 JP JP3798580A patent/JPS56145370A/en active Pending
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5176040A (en) * | 1974-09-03 | 1976-07-01 | Hewlett Packard Yokogawa | Dejitarukairono shikensochi |
| JPS5476037A (en) * | 1977-11-30 | 1979-06-18 | Nec Corp | Pla logic circuit |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5988664A (en) * | 1982-11-08 | 1984-05-22 | インタ−ナシヨナル ビジネス マシ−ンズ コ−ポレ−シヨン | Self-test set |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6483169A (en) | Integrated circuit device | |
| JPS5425613A (en) | Analog multiplexer | |
| TW222725B (en) | Testing sequential logic circuit upon changing into combinatorial logic circuit | |
| EP0428300A3 (en) | Programmable logic array apparatus | |
| JPS56145370A (en) | Logic circuit | |
| JPS5477533A (en) | Signal generating device | |
| EP0196152A3 (en) | Testing digital integrated circuits | |
| JPS5612120A (en) | Generating method for m sequence | |
| JPS5548898A (en) | Composite latch circuit | |
| JPS5332636A (en) | Ic memory | |
| JPS5560872A (en) | Pattern generator | |
| JPS5515821A (en) | Heat sensitive recording device | |
| JPS5654142A (en) | Timing generating circuit | |
| JPS5572261A (en) | Logic unit | |
| JPS5354935A (en) | Information converting device | |
| JPS6472230A (en) | Bit inverter | |
| JPS5693434A (en) | Counter | |
| JPS5373047A (en) | Generation circuit for timing signal | |
| JPS54149438A (en) | Sequence control circuit | |
| JPS562739A (en) | Pla logical operation circuit | |
| JPS57201936A (en) | Integrated logical circuit | |
| JPS6454380A (en) | Electronic circuit package with automatic testing function | |
| JPS56146322A (en) | Frequency multiplying device | |
| JPS54123864A (en) | Programmable logic array | |
| JPS5378134A (en) | Output coupling system for logic circuit |