JPS5575661A - Test unit for integrated circuit - Google Patents
Test unit for integrated circuitInfo
- Publication number
- JPS5575661A JPS5575661A JP14890878A JP14890878A JPS5575661A JP S5575661 A JPS5575661 A JP S5575661A JP 14890878 A JP14890878 A JP 14890878A JP 14890878 A JP14890878 A JP 14890878A JP S5575661 A JPS5575661 A JP S5575661A
- Authority
- JP
- Japan
- Prior art keywords
- pulse
- output
- integrated circuit
- test unit
- fed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
Abstract
PURPOSE: To surely enable to compare the pulse pattern and to reduce the test time, by changing the clock pulse fed to IC only when the output pulse of tested IC is present.
CONSTITUTION: The output of the oscillator 21 of the clock generator 11 is frequency-divided 22 to obtain the pulces CP1 and CP2, the pulse CK is fed to the standard IC12 and the sample IC13 via the selector 23, and simultaneously the output pulse position signal generator 25 and the synchronizing signal generator 27 are operated by counting 24 the pulse CK. Thus, the position signals a, b are generated to select the fast pulse CP1 and the slow pulse CP2 and the strobe pulse S is outputted. The output pulses P1 and P2 of IC12 and 13 are compared 14 with pulse S, and output is obtained only when the pulse S is logic 1.
COPYRIGHT: (C)1980,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14890878A JPS5575661A (en) | 1978-12-01 | 1978-12-01 | Test unit for integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP14890878A JPS5575661A (en) | 1978-12-01 | 1978-12-01 | Test unit for integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5575661A true JPS5575661A (en) | 1980-06-07 |
JPS6138417B2 JPS6138417B2 (en) | 1986-08-29 |
Family
ID=15463343
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP14890878A Granted JPS5575661A (en) | 1978-12-01 | 1978-12-01 | Test unit for integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5575661A (en) |
-
1978
- 1978-12-01 JP JP14890878A patent/JPS5575661A/en active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS6138417B2 (en) | 1986-08-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS647400A (en) | Ic tester | |
CH641308GA3 (en) | ||
GB933985A (en) | Time measurement apparatus | |
US20020079943A1 (en) | Digital clock generator circuit with built-in frequency and duty cycle control | |
JPS5575661A (en) | Test unit for integrated circuit | |
JP2668546B2 (en) | Analog-digital hybrid IC tester | |
JPS5631103A (en) | Sequence control device | |
JPS57114867A (en) | Tester for logic circuit | |
JPS55134367A (en) | Device for testing digital ic | |
KR880002183A (en) | Semiconductor integrated circuit device with data circuit | |
JPS55141680A (en) | High-speed pulse package tester | |
JPS55163691A (en) | Shift register | |
ES470190A1 (en) | Phase-locked loop clock pulse extraction circuit | |
JPS6423625A (en) | Punctured encoding circuit | |
JPS54128644A (en) | Clock selection circuit | |
SU819980A1 (en) | Synchronizing device | |
JPS5367324A (en) | Magnetic bubble cassette memory | |
JPS55112655A (en) | Information processor | |
JPS5544939A (en) | Humidity detector | |
JPS5440411A (en) | Signal inspecting circuit | |
Bhat et al. | An Error Monitoring and Correction Circuit—(A Modification) | |
JPS57169684A (en) | Testing system for integrated circuit element | |
JPS54123848A (en) | Test equipment for digital control circuit | |
JPS54108335A (en) | Elevator controller | |
JPS54161375A (en) | Speed signal generator |