JPS6457385A - Adding circuit - Google Patents

Adding circuit

Info

Publication number
JPS6457385A
JPS6457385A JP62212746A JP21274687A JPS6457385A JP S6457385 A JPS6457385 A JP S6457385A JP 62212746 A JP62212746 A JP 62212746A JP 21274687 A JP21274687 A JP 21274687A JP S6457385 A JPS6457385 A JP S6457385A
Authority
JP
Japan
Prior art keywords
circuit
inputted
signal
base
quaternary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62212746A
Other languages
English (en)
Other versions
JP2607538B2 (ja
Inventor
Toshihiko Shimizu
Masao Hotta
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP62212746A priority Critical patent/JP2607538B2/ja
Priority to US07/235,528 priority patent/US4916653A/en
Publication of JPS6457385A publication Critical patent/JPS6457385A/ja
Application granted granted Critical
Publication of JP2607538B2 publication Critical patent/JP2607538B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
    • G06F7/5013—Half or full adders, i.e. basic adder cells for one denomination using algebraic addition of the input signals, e.g. Kirchhoff adders

Landscapes

  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Engineering & Computer Science (AREA)
  • Mathematical Optimization (AREA)
  • Computational Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Algebra (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
JP62212746A 1987-08-28 1987-08-28 加算回路 Expired - Lifetime JP2607538B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP62212746A JP2607538B2 (ja) 1987-08-28 1987-08-28 加算回路
US07/235,528 US4916653A (en) 1987-08-28 1988-08-24 Adder using multi-state logic

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62212746A JP2607538B2 (ja) 1987-08-28 1987-08-28 加算回路

Publications (2)

Publication Number Publication Date
JPS6457385A true JPS6457385A (en) 1989-03-03
JP2607538B2 JP2607538B2 (ja) 1997-05-07

Family

ID=16627737

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62212746A Expired - Lifetime JP2607538B2 (ja) 1987-08-28 1987-08-28 加算回路

Country Status (2)

Country Link
US (1) US4916653A (ja)
JP (1) JP2607538B2 (ja)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5175703A (en) * 1991-04-29 1992-12-29 Motorola, Inc. High speed full adder and method
US5740201A (en) * 1993-12-10 1998-04-14 International Business Machines Corporation Dual differential and binary data transmission arrangement
US5990703A (en) * 1997-10-31 1999-11-23 Motorola, Inc. Apparatus and method for a low power latchable adder
US6037891A (en) * 1998-02-23 2000-03-14 Motorola, Inc. Low power serial analog-to-digital converter
FR2789192B1 (fr) * 1999-02-02 2001-04-20 Thomson Csf Additionneur chainable rapide a retenue anticipee
JP4647392B2 (ja) 2005-05-23 2011-03-09 京セラ株式会社 デバイス制御装置、デバイス制御方法およびプログラム

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58114238A (ja) * 1981-12-28 1983-07-07 Matsushita Electric Ind Co Ltd 全加算器
JPS58114237A (ja) * 1981-12-28 1983-07-07 Matsushita Electric Ind Co Ltd 全加算器
JPS58144258A (ja) * 1982-02-19 1983-08-27 Matsushita Electric Ind Co Ltd 全加算回路

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4254471A (en) * 1978-04-25 1981-03-03 International Computers Limited Binary adder circuit
US4471454A (en) * 1981-10-27 1984-09-11 Ibm Corporation Fast, efficient, small adder
JPS60116034A (ja) * 1983-11-28 1985-06-22 Toshiba Corp 加算回路
JPS60205631A (ja) * 1984-03-29 1985-10-17 Toshiba Corp 全加算回路
JPS60247734A (ja) * 1984-05-24 1985-12-07 Toshiba Corp 論理演算回路
JPS60247733A (ja) * 1984-05-24 1985-12-07 Toshiba Corp 論理演算回路
US4689763A (en) * 1985-01-04 1987-08-25 Advanced Micro Devices, Inc. CMOS full adder circuit
JPH07104774B2 (ja) * 1985-11-26 1995-11-13 株式会社東芝 同期式演算回路

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58114238A (ja) * 1981-12-28 1983-07-07 Matsushita Electric Ind Co Ltd 全加算器
JPS58114237A (ja) * 1981-12-28 1983-07-07 Matsushita Electric Ind Co Ltd 全加算器
JPS58144258A (ja) * 1982-02-19 1983-08-27 Matsushita Electric Ind Co Ltd 全加算回路

Also Published As

Publication number Publication date
US4916653A (en) 1990-04-10
JP2607538B2 (ja) 1997-05-07

Similar Documents

Publication Publication Date Title
JPS6481407A (en) Clock signal generating system
GB2190258B (en) A subranging analog-to-digital converter
EP0143539A3 (en) Digital demodulator arrangement for quadrature signals
JPS5483341A (en) Digital integrated circuit
JPS6457385A (en) Adding circuit
JPS5660114A (en) Digital-analog converting circuit
ES8507743A1 (es) Perfeccionamientos en los desimpactadores para proporcionar senales digitales temporizadas sincronicamente
JPS57161558A (en) Digital circuit adapted to generate binary signal by generation of predetermined frequency ratio of two signals
FR2537818B1 (ja)
EP0363626A3 (en) Digital signal level conversion circuit arrangement
JPS5620329A (en) Decoding circuit
ES8703068A1 (es) Aparato para convertir una primera senal modulada en delta con una primera frecuencia de bits en una segunda senal modulada en delta con una segunda frecuencia de bits.
JPS56116328A (en) Multiplexer circuit
JPS51114024A (en) A binary signal forming circuit for analog signals
JPS6460023A (en) Analog/digital converting circuit
JPS56154719A (en) Partial photometric camera
ES2024925A6 (es) Circuito conversor de decimal binario a ternario.
EP0393947A3 (en) Switch arrangement
JPS6468010A (en) Correcting circuit
JPS53139968A (en) A-d convertor
JPS57152726A (en) A/d converting circuit
JPS5516512A (en) Coding circuit
JPS6454935A (en) Binary/ternary value conversion circuit
JPS57157621A (en) Digital error generating circuit
JPS56134835A (en) Carrying circuit