ES2024925A6 - Circuito conversor de decimal binario a ternario. - Google Patents

Circuito conversor de decimal binario a ternario.

Info

Publication number
ES2024925A6
ES2024925A6 ES9002647A ES9002647A ES2024925A6 ES 2024925 A6 ES2024925 A6 ES 2024925A6 ES 9002647 A ES9002647 A ES 9002647A ES 9002647 A ES9002647 A ES 9002647A ES 2024925 A6 ES2024925 A6 ES 2024925A6
Authority
ES
Spain
Prior art keywords
converter circuit
binary
ternary
digital binary
ternary converter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
ES9002647A
Other languages
English (en)
Inventor
Andrew Geoffrey Tomlins
Daniel Brian Thomas
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Ltd
Original Assignee
STEC PLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by STEC PLC filed Critical STEC PLC
Publication of ES2024925A6 publication Critical patent/ES2024925A6/es
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/082—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using bipolar transistors
    • H03K19/0823—Multistate logic
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M5/00—Conversion of the form of the representation of individual digits
    • H03M5/02—Conversion to or from representation by pulses
    • H03M5/16—Conversion to or from representation by pulses the pulses having three levels
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/38—Synchronous or start-stop systems, e.g. for Baudot code
    • H04L25/40—Transmitting circuits; Receiving circuits
    • H04L25/49—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems
    • H04L25/4917—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes
    • H04L25/4923—Transmitting circuits; Receiving circuits using code conversion at the transmitter; using predistortion; using insertion of idle bits for obtaining a desired frequency spectrum; using three or more amplitude levels ; Baseband coding techniques specific to data transmission systems using multilevel codes using ternary codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Spectroscopy & Molecular Physics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Dc Digital Transmission (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Logic Circuits (AREA)
  • Analogue/Digital Conversion (AREA)

Abstract

CIRCUITO CONVERSOR DE DECIMAL BINARIO A TERNARIO. SE DESCRIBE UN CIRCUITO CONVERSOR DE DIGITAL BINARIO A TERNARIO, POR EJEMPLO, PARA LA SALIDA DE BAJA FRECUENCIA DE UN MULTIPLEXOR/DEMULTIPLEXOR PCM. SE HA PREVISTO UNA SEÑAL DE SALIDA DE TRES NIVELES INVIRTIENDO UNA ENTRADA DE UN PAR DE ENTRADAS BINARIAS A TRAVES DEL TRANSISTOR TR1. UN PAR DE CONMUTADORES DE TRANSISTOR (TR2, TR3) POLARIZADOS CASI A SATURACION PROPORCIONAN LA CONVERSION A ALTA VELOCIDAD DE LA ENTRADA BINARIA INVERTIDA Y NO INVERTIDA EN SEÑAL TERNARIA DE SALIDA.
ES9002647A 1989-10-19 1990-10-19 Circuito conversor de decimal binario a ternario. Expired - Lifetime ES2024925A6 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB8923577A GB2237482B (en) 1989-10-19 1989-10-19 Digital binary to ternary converter circuit

Publications (1)

Publication Number Publication Date
ES2024925A6 true ES2024925A6 (es) 1992-03-01

Family

ID=10664838

Family Applications (1)

Application Number Title Priority Date Filing Date
ES9002647A Expired - Lifetime ES2024925A6 (es) 1989-10-19 1990-10-19 Circuito conversor de decimal binario a ternario.

Country Status (3)

Country Link
CN (1) CN1019628B (es)
ES (1) ES2024925A6 (es)
GB (1) GB2237482B (es)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6545213B2 (ja) * 2017-03-17 2019-07-17 アンリツ株式会社 ３値信号発生装置及び３値信号発生方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1023621A (en) * 1962-11-15 1966-03-23 British Telecomm Res Ltd Improvements in or relating to electrical signalling systems
US3588330A (en) * 1967-12-21 1971-06-28 John H Clark Facsimile signal modification reducing the information channel bandwidth
JPS63222519A (ja) * 1987-03-12 1988-09-16 Fujitsu Ltd Ｂ８ｚｓ／ｂ６ｚｓ符号回路

Also Published As

Publication number Publication date
CN1051109A (zh) 1991-05-01
GB2237482B (en) 1993-11-17
GB2237482A (en) 1991-05-01
GB8923577D0 (en) 1989-12-06
CN1019628B (zh) 1992-12-23

Similar Documents

Publication Publication Date Title
NO942536L (no) Svitsjeforsterker
ATE70151T1 (de) Digital ausgefuehrter modulator.
DE3872267D1 (de) Digitale schnittstelle einer integrierten teilnehmeranschlussschaltungseinheit.
GB1509446A (en) Charge transfer signal processing
EP0111262A3 (en) Output multiplexer having one gate delay
ES2024925A6 (es) Circuito conversor de decimal binario a ternario.
BG48579A3 (en) Device for restoring of synchronizing signal
JPS6457385A (en) Adding circuit
DE3683668D1 (de) Schaltungsanordnung zur erdfreien uebertragung digitaler signale ueber trennstellen.
ATE71785T1 (de) Koppelfeld fuer digitale audiosignale.
JPS57112158A (en) Code converting circuit
JPS5686569A (en) Telephone set of composite service
KR880009483A (ko) 디지탈 페이즈 룩크트 루프용 입력회로
SU507947A1 (ru) Периферийное устройство управл ющего канала
SU1396255A1 (ru) Устройство дл формировани относительного биимпульсного сигнала
JPS6476221A (en) Logical operating circuit
KR920015712A (ko) 선택적 펄스 발생회로 장치
ATE70396T1 (de) Abtasttaktgesteuerte schwellwertschaltung in cmos-technik.
KR880008102A (ko) 시분할 교환기에서 별도의 채널을 제거한 톤제공 타임스위치
KR880003486A (ko) 차분 pcm 신호형성방법 및 그 장치
SU582592A1 (ru) Приемник тональных сигналов
JPS5746530A (en) Switching circuit
JPS54130111A (en) Coding system
KR970024623A (ko) 저주파 및 고주파용 광대역 디지탈/아날로그 변환기
JPS6449425A (en) Frequency dividing circuit

Legal Events

Date Code Title Description
PC1A Transfer granted

Owner name: NORTHERN TELECOM LIMITED.