JPS6446951A - Master slice system semiconductor integrated circuit - Google Patents
Master slice system semiconductor integrated circuitInfo
- Publication number
- JPS6446951A JPS6446951A JP20470187A JP20470187A JPS6446951A JP S6446951 A JPS6446951 A JP S6446951A JP 20470187 A JP20470187 A JP 20470187A JP 20470187 A JP20470187 A JP 20470187A JP S6446951 A JPS6446951 A JP S6446951A
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- clamping
- region
- clamp
- integrated circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/118—Masterslice integrated circuits
Abstract
PURPOSE:To reduce the wiring for clamping in a wiring region to the utmost, and exclude an obstacle to the connection of general signals in automatic wiring design, by providing a common clamping signal wiring for clamping voltage which is independent of individual type pattern. CONSTITUTION:A clamping signal wiring 106 is one in which a wiring to clamp a logic value '1' is arranged in a wiring region 105 between logic cell raws 104, as a common pattern independent of types. Therefore, gate groups 108 requiring to clamp the logic value '1' can obtain a specified input voltage by connecting their inputs to the clamping signal wiring 106, and signal wirings for that purpose can be reduced to a minimum. Further, by arranging a clamping voltage generating circuit outside the cell raw region, cells for clamping which are arranged everywhere in the prior art are unnecessitated. Thereby, at the time of performing an automatic wiring design applying a computer, the connection of general signals is effectively enabled.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20470187A JPH0646653B2 (en) | 1987-08-17 | 1987-08-17 | Master slice type semiconductor integrated circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP20470187A JPH0646653B2 (en) | 1987-08-17 | 1987-08-17 | Master slice type semiconductor integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6446951A true JPS6446951A (en) | 1989-02-21 |
JPH0646653B2 JPH0646653B2 (en) | 1994-06-15 |
Family
ID=16494880
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP20470187A Expired - Lifetime JPH0646653B2 (en) | 1987-08-17 | 1987-08-17 | Master slice type semiconductor integrated circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0646653B2 (en) |
-
1987
- 1987-08-17 JP JP20470187A patent/JPH0646653B2/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH0646653B2 (en) | 1994-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4870300A (en) | Standard cell system large scale integrated circuit with heavy load lines passing through the cells | |
GB1443361A (en) | Lsi chip construction | |
EP0313228A3 (en) | Clock distribution on vlsi chip | |
DE3274300D1 (en) | Logic circuit interconnect fault detection system | |
DE3270759D1 (en) | Mos comparator circuit suitable for monolithic integration | |
JPS6448445A (en) | Semiconductor integrated circuit device having logic macro and ram macro | |
CA2111367A1 (en) | Semiconductor Integrated Circuit Device | |
JPS6453446A (en) | Detection amplifier whose layout is optimized in c-mos dynamic ram | |
JPS57121250A (en) | Semiconductor integrated circuit | |
JPS6446951A (en) | Master slice system semiconductor integrated circuit | |
CA2108725A1 (en) | Expansible High Speed Digital Multiplexer | |
JPS5578561A (en) | Master-slice lsi circuit device | |
JPS6415948A (en) | Semiconductor integtated circuit | |
JP2661337B2 (en) | Semiconductor integrated circuit device | |
JPS6442146A (en) | Semiconductor integrated circuit | |
JPS6471140A (en) | Semiconductor device | |
JPS5773954A (en) | Integrated circuit | |
EP0395070A3 (en) | Gate array semiconductor integrated circuit | |
JPS5696849A (en) | Large scale integrated circuit | |
JPS6442720A (en) | Clock generating circuit | |
US5748071A (en) | High speed comparator with programmable reference | |
ATE81218T1 (en) | METHOD AND CIRCUIT ARRANGEMENT FOR SEMICONDUCTOR COMPONENTS WITH LOGICAL COMBINATION CIRCUITS COMBINED IN HIGHLY INTEGRATED CIRCUIT TECHNOLOGY. | |
JPS57176744A (en) | Semiconductor device | |
SU615470A2 (en) | Clock signal generator | |
JPS6420725A (en) | Automatic wiring method for semiconductor integrated circuit |