JPS6439763A - Manufacture of semiconductor device - Google Patents
Manufacture of semiconductor deviceInfo
- Publication number
- JPS6439763A JPS6439763A JP62196902A JP19690287A JPS6439763A JP S6439763 A JPS6439763 A JP S6439763A JP 62196902 A JP62196902 A JP 62196902A JP 19690287 A JP19690287 A JP 19690287A JP S6439763 A JPS6439763 A JP S6439763A
- Authority
- JP
- Japan
- Prior art keywords
- film
- impurities
- whole surface
- implanted
- oxide film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 title abstract 3
- 238000004519 manufacturing process Methods 0.000 title 1
- 239000012535 impurity Substances 0.000 abstract 6
- 238000000034 method Methods 0.000 abstract 3
- 238000009792 diffusion process Methods 0.000 abstract 2
- 239000000758 substrate Substances 0.000 abstract 2
- 230000015572 biosynthetic process Effects 0.000 abstract 1
- 238000005468 ion implantation Methods 0.000 abstract 1
- 230000001590 oxidative effect Effects 0.000 abstract 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 abstract 1
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Semiconductor Memories (AREA)
Abstract
PURPOSE:To unnecessitate a high energy ion implantation device and to contrive to conduct a treatment process at high speed by a method wherein, after a gate oxide film has been formed, the first impurities for the ROM coding of the second transistor are ion-implanted before formation of a poly Si film. CONSTITUTION:After an oxide film 12 and a heat-resisting oxidizing insulating film 13 have been formed on a one-conductivity type semiconductor substrate 11, they are selectively oxidized, and an oxide film 15 is formed. Subsequently, the first impurities 14 are implanted on the whole surface by conducting an ion implanting method, and an opposite conductivity type impurity diffusion layer 16 is formed. Then, a polycrystalline semiconductor film 17 is selectively formed on the region where the first and the second transistors will be formed. A resist film 18 is formed on the whole surface of the substrate 11, an aperture is provided on the source S and the drain D forming region where the first transistor will be formed, and a oneconductivity type impurity diffusion layer 20 is formed by implanting the second impurities 19. The resist film 18 is removed, the third impurities 21 are implanted on the whole surface, and a source S and a drain D are formed.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62196902A JPS6439763A (en) | 1987-08-06 | 1987-08-06 | Manufacture of semiconductor device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62196902A JPS6439763A (en) | 1987-08-06 | 1987-08-06 | Manufacture of semiconductor device |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6439763A true JPS6439763A (en) | 1989-02-10 |
Family
ID=16365546
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62196902A Pending JPS6439763A (en) | 1987-08-06 | 1987-08-06 | Manufacture of semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6439763A (en) |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56150860A (en) * | 1980-04-24 | 1981-11-21 | Fujitsu Ltd | Manufacture of semiconductor memory device |
-
1987
- 1987-08-06 JP JP62196902A patent/JPS6439763A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS56150860A (en) * | 1980-04-24 | 1981-11-21 | Fujitsu Ltd | Manufacture of semiconductor memory device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4199773A (en) | Insulated gate field effect silicon-on-sapphire transistor and method of making same | |
KR920009745B1 (en) | Manufacturing method of semiconductor | |
US4038107A (en) | Method for making transistor structures | |
JPS62287670A (en) | Manufacture of double diffusion metal oxide semiconductor transistor | |
US5153146A (en) | Maufacturing method of semiconductor devices | |
JPH0361338B2 (en) | ||
EP0110103A1 (en) | Method of making complementary transistor metal oxide semiconductor structures | |
JPS63305546A (en) | Manufacture of semiconductor integrated circuit device | |
JPS6360549B2 (en) | ||
KR910007103A (en) | Method for manufacturing self-aligned contacts in semiconductor devices | |
JPS6439763A (en) | Manufacture of semiconductor device | |
JPH0434942A (en) | Manufacture of semiconductor device | |
JPS55166958A (en) | Manufacture of semiconductor device | |
JPS5783059A (en) | Manufacture of mos type semiconductor device | |
JPS6142960A (en) | Manufacture of semiconductor device | |
JPS63142866A (en) | Manufacture of insulated gate field-effect transistor | |
KR100256803B1 (en) | Method for forming shallow junction in semiconductor device | |
JPS5748268A (en) | Manufacture of mos semiconductor device | |
JPS6446967A (en) | Manufacture of semiconductor device | |
JPS56115570A (en) | Manufacture of semiconductor device | |
JPS6442862A (en) | Manufacture of high-withstand voltage mos semiconductor device | |
JPS5638868A (en) | Manufacture of semiconductor device | |
JPS6477931A (en) | Manufacture of semiconductor device | |
JPS63144575A (en) | Manufacture of semiconductor device | |
JPS6449267A (en) | Manufacture of semiconductor device |