JPS6429956A - Serial interface circuit - Google Patents
Serial interface circuitInfo
- Publication number
- JPS6429956A JPS6429956A JP62185903A JP18590387A JPS6429956A JP S6429956 A JPS6429956 A JP S6429956A JP 62185903 A JP62185903 A JP 62185903A JP 18590387 A JP18590387 A JP 18590387A JP S6429956 A JPS6429956 A JP S6429956A
- Authority
- JP
- Japan
- Prior art keywords
- flop
- signal
- flip
- clock
- internal bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 abstract 2
Landscapes
- Microcomputers (AREA)
- Information Transfer Systems (AREA)
- Computer And Data Communications (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62185903A JPS6429956A (en) | 1987-07-24 | 1987-07-24 | Serial interface circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62185903A JPS6429956A (en) | 1987-07-24 | 1987-07-24 | Serial interface circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6429956A true JPS6429956A (en) | 1989-01-31 |
| JPH053022B2 JPH053022B2 (enExample) | 1993-01-13 |
Family
ID=16178897
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62185903A Granted JPS6429956A (en) | 1987-07-24 | 1987-07-24 | Serial interface circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6429956A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5068199A (en) * | 1991-05-06 | 1991-11-26 | Micron Technology, Inc. | Method for anodizing a polysilicon layer lower capacitor plate of a DRAM to increase capacitance |
| US5084405A (en) * | 1991-06-07 | 1992-01-28 | Micron Technology, Inc. | Process to fabricate a double ring stacked cell structure |
-
1987
- 1987-07-24 JP JP62185903A patent/JPS6429956A/ja active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5068199A (en) * | 1991-05-06 | 1991-11-26 | Micron Technology, Inc. | Method for anodizing a polysilicon layer lower capacitor plate of a DRAM to increase capacitance |
| US5084405A (en) * | 1991-06-07 | 1992-01-28 | Micron Technology, Inc. | Process to fabricate a double ring stacked cell structure |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH053022B2 (enExample) | 1993-01-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS647252A (en) | Array processing system | |
| JPS6474615A (en) | Data input/output circuit | |
| JPS6429956A (en) | Serial interface circuit | |
| EP0263377A3 (en) | High-speed pulse swallower | |
| CN103107877B (zh) | 数据传输系统、数据传输方法、接收电路以及接收方法 | |
| JPS6429957A (en) | Serial interface circuit | |
| JPS5799062A (en) | Reception circuit for data transmission | |
| JPS5691534A (en) | Array logic circuit | |
| JPS6437799A (en) | Dynamic shift register circuit | |
| JPS6412328A (en) | Interface for printer | |
| JPS6476221A (en) | Logical operating circuit | |
| SU708527A1 (ru) | Преобразователь двоичной последовательности в дуобинарную | |
| JPS6476594A (en) | Shift register circuit | |
| RU2037969C1 (ru) | Демодулятор сигналов относительной фазовой манипуляции | |
| SU1226451A1 (ru) | Генератор последовательности случайных чисел | |
| JPS5443641A (en) | Connection system between logic blocks | |
| SU575767A1 (ru) | Формирователь импульсов | |
| SU919123A1 (ru) | Устройство дл передачи относительного двукратного биимпульсного сигнала | |
| SU1180873A1 (ru) | Устройство дл сопр жени диспле с ЭВМ | |
| SU1325707A1 (ru) | Преобразователь кода | |
| JPS551735A (en) | Synchronism detection circuit | |
| JPS5312215A (en) | Pulse transfer circuit | |
| JPS57116431A (en) | Programmable logic array | |
| ATE43465T1 (de) | Empfangseinrichtung fuer eine bitserielle, asynchrone uebertragungsstrecke fuer hohe datenraten. | |
| JPS54162419A (en) | Data input device |