JPS6425259A - Method for controlling extension virtual - Google Patents
Method for controlling extension virtualInfo
- Publication number
- JPS6425259A JPS6425259A JP62181365A JP18136587A JPS6425259A JP S6425259 A JPS6425259 A JP S6425259A JP 62181365 A JP62181365 A JP 62181365A JP 18136587 A JP18136587 A JP 18136587A JP S6425259 A JPS6425259 A JP S6425259A
- Authority
- JP
- Japan
- Prior art keywords
- mode
- memory space
- virtual extension
- address
- spatial
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Memory System (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE:To resolve the shortage of a memory space while keeping interchangeability with conventional softwares by adding a virtual extension address and setting a mode to designate the size of an extending memory space. CONSTITUTION:The virtual extension address of an extending memory space is added to the virtual extension address VSA 1 at a logical address 1. A mode to designate the size of an extending memory space is set to a mode register 3. When a first comparator 5 receives a signal to indicate the mode of '0' from the mode register 3, all the bits of a spatial number register 4 and the spatial number from a buffer memory (TLB) 2 for an address conversion are compared, and the compared result is outputted as a TLB fault signal through an OR circuit 7. When the mode of '1' is set, respective first and second comparison circuits 5 and 6 use a first one bit out of the spatial numbers as the virtual extension address.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62181365A JPH0679288B2 (en) | 1987-07-21 | 1987-07-21 | Extended virtual memory control method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62181365A JPH0679288B2 (en) | 1987-07-21 | 1987-07-21 | Extended virtual memory control method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6425259A true JPS6425259A (en) | 1989-01-27 |
JPH0679288B2 JPH0679288B2 (en) | 1994-10-05 |
Family
ID=16099451
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62181365A Expired - Lifetime JPH0679288B2 (en) | 1987-07-21 | 1987-07-21 | Extended virtual memory control method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0679288B2 (en) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02236653A (en) * | 1989-03-10 | 1990-09-19 | Fujitsu Ltd | Multiple virtual memory managing system |
JPH03126144A (en) * | 1989-10-06 | 1991-05-29 | Bull Sa | Method and apparatus for using memory in virtual address type information processing system |
JPH03198512A (en) * | 1989-12-27 | 1991-08-29 | Mitsubishi Electric Corp | High frequency amplifier |
-
1987
- 1987-07-21 JP JP62181365A patent/JPH0679288B2/en not_active Expired - Lifetime
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH02236653A (en) * | 1989-03-10 | 1990-09-19 | Fujitsu Ltd | Multiple virtual memory managing system |
JPH03126144A (en) * | 1989-10-06 | 1991-05-29 | Bull Sa | Method and apparatus for using memory in virtual address type information processing system |
JPH03198512A (en) * | 1989-12-27 | 1991-08-29 | Mitsubishi Electric Corp | High frequency amplifier |
Also Published As
Publication number | Publication date |
---|---|
JPH0679288B2 (en) | 1994-10-05 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6427338A (en) | Multiplex transmission system | |
JPS5637896A (en) | Error correction system | |
JPS5226124A (en) | Buffer memory control unit | |
JPS6425259A (en) | Method for controlling extension virtual | |
JPS6426988A (en) | Eol code detecting system | |
JPS5755581A (en) | Address converting system | |
JPS55121543A (en) | Area decision circuit | |
JPS5534742A (en) | Memory control system | |
JPS6459447A (en) | Data transfer circuit | |
EP0398191A3 (en) | Quadruple word, multiplexed, paged mode and cache memory | |
JPS5654561A (en) | Memory interleaving control system | |
JPS6426250A (en) | Memory readout circuit for cpu | |
JPS6478350A (en) | Access control system | |
JPS6491235A (en) | Control system for counter circuit | |
JPS5683896A (en) | Memory circuit | |
JPS52149039A (en) | Buffer invalid control system | |
JPS5564693A (en) | Buffer memory unit | |
JPS5347240A (en) | Control system for intermediate buffer | |
JPS6410496A (en) | Semiconductor storage device | |
JPS5538621A (en) | Magnetic disc unit | |
JPS57132257A (en) | Data processor | |
JPS5619599A (en) | Data processor having memory unit | |
JPS57109068A (en) | Extended-address generator | |
JPS5413228A (en) | Interface circuit of auxiliary memory unit | |
JPS6489747A (en) | Data transmitting circuit |