JPS6425235U - - Google Patents
Info
- Publication number
- JPS6425235U JPS6425235U JP11942287U JP11942287U JPS6425235U JP S6425235 U JPS6425235 U JP S6425235U JP 11942287 U JP11942287 U JP 11942287U JP 11942287 U JP11942287 U JP 11942287U JP S6425235 U JPS6425235 U JP S6425235U
- Authority
- JP
- Japan
- Prior art keywords
- pull
- output circuit
- switching control
- control signal
- mos transistor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Logic Circuits (AREA)
- Microcomputers (AREA)
Description
第1図は本考案の実施例を示す回路図、第2図
は従来例を示す回路図である。
6……第1MOSトランジスタ、7……第2M
OSトランジスタ、8……出力端子、9……NA
NDゲート、10,12……NORゲート、13
……ラツチ回路、14……EP―ROM。
FIG. 1 is a circuit diagram showing an embodiment of the present invention, and FIG. 2 is a circuit diagram showing a conventional example. 6...First MOS transistor, 7...Second M
OS transistor, 8...output terminal, 9...NA
ND gate, 10, 12...NOR gate, 13
...Latch circuit, 14...EP-ROM.
Claims (1)
用の第1MOSトランジスタと、前記出力端子に
ドレインが接続されたプルアツプあるいはプルダ
ウン用の第2MOSトランジスタと、該第2MO
Sトランジスタのゲートにデータ信号を印加する
か遮断するかを制御する切換制御信号が印加され
たゲート回路と、前記切換制御信号を発生するた
めの情報が記憶された領域を有する不揮発性メモ
リ(EP―ROM)とを備え、前記不揮発性メモ
リの前記領域に記憶された情報に基いて、オープ
ンドレイン形式の出力回路とプルアツプあるいは
プルダウン形式の出力回路とを選択可能としたプ
ログラマブル出力回路。 a first MOS transistor for an output driver whose drain is connected to the output terminal; a second MOS transistor for pull-up or pull-down whose drain is connected to the output terminal;
A non-volatile memory (EP) has a gate circuit to which a switching control signal is applied that controls whether to apply or cut off a data signal to the gate of the S transistor, and an area in which information for generating the switching control signal is stored. - A programmable output circuit, comprising: a ROM), and is capable of selecting an open-drain type output circuit and a pull-up or pull-down type output circuit based on information stored in the area of the nonvolatile memory.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11942287U JPS6425235U (en) | 1987-08-04 | 1987-08-04 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11942287U JPS6425235U (en) | 1987-08-04 | 1987-08-04 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6425235U true JPS6425235U (en) | 1989-02-13 |
Family
ID=31364638
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11942287U Pending JPS6425235U (en) | 1987-08-04 | 1987-08-04 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6425235U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0590950A (en) * | 1991-03-29 | 1993-04-09 | Kawasaki Steel Corp | Semiconductor integrated circuit |
-
1987
- 1987-08-04 JP JP11942287U patent/JPS6425235U/ja active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0590950A (en) * | 1991-03-29 | 1993-04-09 | Kawasaki Steel Corp | Semiconductor integrated circuit |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6425235U (en) | ||
JPH0221015B2 (en) | ||
JPH0164751U (en) | ||
JPH0272026U (en) | ||
JPH0330149U (en) | ||
JPH0337697U (en) | ||
JPH02113899U (en) | ||
JPS6266443U (en) | ||
JPS61189346U (en) | ||
JPS63157899U (en) | ||
JPH0289557U (en) | ||
JPH022751U (en) | ||
JPH0374053U (en) | ||
JPS6219826U (en) | ||
JPH0323948U (en) | ||
JPH0258854U (en) | ||
JPS6424432U (en) | ||
JPS6053324B2 (en) | integrated circuit device | |
JPH0177027U (en) | ||
JPH0242251U (en) | ||
JPH01167729U (en) | ||
JPH0356983U (en) | ||
JPS59149733U (en) | Complementary MOS integrated circuit | |
JPH0235220U (en) | ||
JPS63135425U (en) |