JPS59149733U - Complementary MOS integrated circuit - Google Patents
Complementary MOS integrated circuitInfo
- Publication number
- JPS59149733U JPS59149733U JP4353083U JP4353083U JPS59149733U JP S59149733 U JPS59149733 U JP S59149733U JP 4353083 U JP4353083 U JP 4353083U JP 4353083 U JP4353083 U JP 4353083U JP S59149733 U JPS59149733 U JP S59149733U
- Authority
- JP
- Japan
- Prior art keywords
- integrated circuit
- power supply
- supply terminal
- complementary mos
- mos integrated
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
第１図は本考案の一実施例を用いた相補型ＭＯ３集積回
路の入力部の回路図、第２図は本考案の他の実施例を用
いた相補型ＭＯ３集積回路の入力部の回路図である。
１・・・・・・■ｏ電源端子、２・・・・・・プルアッ
プ抵抗、２′・・・・・・プルダウン抵抗、３・・・・
・・制御入力端子、４．５・・・・・・制御用バイポー
ラトランジスタ、６・・・・・・信号入力端子、７・・
・・・・Ｖ、電源端子、８・・・・・・電流制限用の抵
抗、９．１０・・・・・・ＭＯＳトランジスタ。
補正 昭５９． １．２３
実用新案登録請求の範囲を次のように補正する。
Ｏ実用新案登録請求の範囲
入力端子ＶＤＤ電源端子（又はＶＳＳ電源端子）の間に
プルアップ抵抗（又はプルダウン抵抗）を介してバイポ
ーラトランジスタからなるスイッチを設けたことを特徴
とする相補型ＭＯ３集積回路。FIG. 1 is a circuit diagram of the input section of a complementary MO3 integrated circuit using one embodiment of the present invention, and FIG. 2 is a circuit diagram of the input section of a complementary MO3 integrated circuit using another embodiment of the present invention. It is. 1...■o power supply terminal, 2...pull-up resistor, 2'...pull-down resistor, 3...
... Control input terminal, 4.5... Control bipolar transistor, 6... Signal input terminal, 7...
...V, power supply terminal, 8...Resistor for current limiting, 9.10...MOS transistor. Correction 1984. 1.23 The scope of claims for utility model registration shall be amended as follows. O Utility Model Registration Claims A complementary MO3 integrated circuit characterized in that a switch made of a bipolar transistor is provided between an input terminal and a VDD power supply terminal (or a VSS power supply terminal) via a pull-up resistor (or a pull-down resistor). .
Claims (1)
ＳＳ電源端子）の間にプルアップ抵抗（又はプルダウン
抵抗）を介してバイポーラトランジスタからなるアナロ
グスイッチを設けたことを特徴とする相補型ＭＯ５集積
回路。Input terminal and ■DD power supply terminal (or vDD power supply terminal and V
1. A complementary MO5 integrated circuit characterized in that an analog switch made of a bipolar transistor is provided between the SS power supply terminal and the SS power supply terminal via a pull-up resistor (or pull-down resistor).
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4353083U JPS59149733U (en) | 1983-03-26 | 1983-03-26 | Complementary MOS integrated circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP4353083U JPS59149733U (en) | 1983-03-26 | 1983-03-26 | Complementary MOS integrated circuit |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS59149733U true JPS59149733U (en) | 1984-10-06 |
Family
ID=30174067
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP4353083U Pending JPS59149733U (en) | 1983-03-26 | 1983-03-26 | Complementary MOS integrated circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS59149733U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04212789A (en) * | 1991-02-13 | 1992-08-04 | Hitachi Ltd | Semiconductor integrated circuit |
-
1983
- 1983-03-26 JP JP4353083U patent/JPS59149733U/en active Pending
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH04212789A (en) * | 1991-02-13 | 1992-08-04 | Hitachi Ltd | Semiconductor integrated circuit |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS59149733U (en) | Complementary MOS integrated circuit | |
| JPS59164339U (en) | Complementary MOS integrated circuit | |
| JPS6055129U (en) | Output circuit | |
| JPS60101832U (en) | Complementary MOS integrated circuit | |
| JPS6085437U (en) | Input buffer circuit | |
| JPH029451U (en) | ||
| JPS59195818U (en) | temperature compensation circuit | |
| JPS58182513U (en) | Output circuit | |
| JPS58194541U (en) | signal input circuit | |
| JPS6047314U (en) | signal mixing circuit | |
| JPS619929U (en) | Power-on detection/memory circuit | |
| JPS59171355U (en) | semiconductor integrated circuit | |
| JPS59143129U (en) | logic circuit | |
| JPS5816937U (en) | Connection circuit for digital devices | |
| JPS601081U (en) | Monitor switching circuit | |
| JPS60172431U (en) | Logical operation oscillation circuit | |
| JPS60116501U (en) | Control signal switching circuit | |
| JPS60187915U (en) | constant voltage power supply | |
| JPS60174328U (en) | Astable multivibrator | |
| JPS5994415U (en) | protection circuit | |
| JPS5826235U (en) | Schmitt circuit | |
| JPH0290542U (en) | ||
| JPS6074342U (en) | Pull-up resistor control circuit in key input section | |
| JPS5914426U (en) | input circuit | |
| JPS611930U (en) | ECL circuit |