JPS6423543A - Soldering by use of laser - Google Patents

Soldering by use of laser

Info

Publication number
JPS6423543A
JPS6423543A JP62179084A JP17908487A JPS6423543A JP S6423543 A JPS6423543 A JP S6423543A JP 62179084 A JP62179084 A JP 62179084A JP 17908487 A JP17908487 A JP 17908487A JP S6423543 A JPS6423543 A JP S6423543A
Authority
JP
Japan
Prior art keywords
fpc
bumps
pressure
soldering
laser beam
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP62179084A
Other languages
English (en)
Other versions
JPH0468778B2 (ja
Inventor
Katsumichi Kamiyanagi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
National Institute of Advanced Industrial Science and Technology AIST
Original Assignee
Agency of Industrial Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Agency of Industrial Science and Technology filed Critical Agency of Industrial Science and Technology
Priority to JP62179084A priority Critical patent/JPS6423543A/ja
Publication of JPS6423543A publication Critical patent/JPS6423543A/ja
Publication of JPH0468778B2 publication Critical patent/JPH0468778B2/ja
Granted legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Wire Bonding (AREA)
JP62179084A 1987-07-20 1987-07-20 Soldering by use of laser Granted JPS6423543A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP62179084A JPS6423543A (en) 1987-07-20 1987-07-20 Soldering by use of laser

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP62179084A JPS6423543A (en) 1987-07-20 1987-07-20 Soldering by use of laser

Publications (2)

Publication Number Publication Date
JPS6423543A true JPS6423543A (en) 1989-01-26
JPH0468778B2 JPH0468778B2 (ja) 1992-11-04

Family

ID=16059801

Family Applications (1)

Application Number Title Priority Date Filing Date
JP62179084A Granted JPS6423543A (en) 1987-07-20 1987-07-20 Soldering by use of laser

Country Status (1)

Country Link
JP (1) JPS6423543A (ja)

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02247076A (ja) * 1989-03-20 1990-10-02 Fujitsu Ltd レーザはんだ付け装置
JPH05315391A (ja) * 1992-05-08 1993-11-26 Matsushita Electric Ind Co Ltd Ic部品のリード接合方法
FR2860945A1 (fr) * 2003-10-14 2005-04-15 Conti Temic Microelectronic Procede pour la connexion d'un conducteur plat flexible a une carte de circuits imprimes
JP2007243005A (ja) * 2006-03-10 2007-09-20 Ricoh Microelectronics Co Ltd 電極接合方法及びその装置
WO2015053108A1 (ja) * 2013-10-07 2015-04-16 株式会社ミマキエンジニアリング 圧力緩衝器の製造方法
JP2021102217A (ja) * 2019-12-25 2021-07-15 株式会社ディスコ レーザーリフロー装置、及び、レーザーリフロー方法

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02247076A (ja) * 1989-03-20 1990-10-02 Fujitsu Ltd レーザはんだ付け装置
JPH05315391A (ja) * 1992-05-08 1993-11-26 Matsushita Electric Ind Co Ltd Ic部品のリード接合方法
FR2860945A1 (fr) * 2003-10-14 2005-04-15 Conti Temic Microelectronic Procede pour la connexion d'un conducteur plat flexible a une carte de circuits imprimes
JP2007243005A (ja) * 2006-03-10 2007-09-20 Ricoh Microelectronics Co Ltd 電極接合方法及びその装置
WO2015053108A1 (ja) * 2013-10-07 2015-04-16 株式会社ミマキエンジニアリング 圧力緩衝器の製造方法
JP2015075146A (ja) * 2013-10-07 2015-04-20 株式会社ミマキエンジニアリング 圧力緩衝器の製造方法
JP2021102217A (ja) * 2019-12-25 2021-07-15 株式会社ディスコ レーザーリフロー装置、及び、レーザーリフロー方法

Also Published As

Publication number Publication date
JPH0468778B2 (ja) 1992-11-04

Similar Documents

Publication Publication Date Title
JPS53149763A (en) Mounting method of semiconductor integrate circuit
EP0248314A3 (en) Soldering of electronic components
SG73389A1 (en) Method of connecting tab tape to semiconductor chip and bump sheet and bumped tape used in the method
DE68908341D1 (de) Verfahren zum montieren eines elektronischen bausteins und diesen verwendende speicherkarte.
EP0321142A3 (en) Soldering method using localized heat source
JPS6423543A (en) Soldering by use of laser
JP3195970B2 (ja) 半導体チップボンダにおけるチップ加熱機構
ATE522307T1 (de) Verfahren zum laserlöten und zur temperaturüberwachung von halbleiterchips sowie nach diesem verfahren hergestellte chipkarte
JPH026055A (ja) プリント回路基板とシリコンチップのはんだ付方法
JPS56160048A (en) Mounting structure of integrated circuit
JPS57106057A (en) Bump structure of ic
US5634586A (en) Single point bonding method
JPS6267894A (ja) ボンデイング装置
JPH0313944B2 (ja)
JPH02213075A (ja) リードの接合方法
JPS6420633A (en) Manufacture of semiconductor device
JPS56165333A (en) Mounting method for electronic parts
JPS5526697A (en) Pellet bonding device
JPH02139944A (ja) 半導体チップの実装方法
JPS62283581A (ja) 接合装置
JPS6450538A (en) Manufacture of semiconductor device
JPS6448495A (en) Soldering device for flat package ic
JPS6477991A (en) Printed circuit board
ATE78969T1 (de) Verfahren zum ausloeten von aufgeklebten smdbauteilen.
JPS56146243A (en) Bonding method

Legal Events

Date Code Title Description
EXPY Cancellation because of completion of term