JPS6419445A - Data storage system - Google Patents
Data storage systemInfo
- Publication number
- JPS6419445A JPS6419445A JP62174709A JP17470987A JPS6419445A JP S6419445 A JPS6419445 A JP S6419445A JP 62174709 A JP62174709 A JP 62174709A JP 17470987 A JP17470987 A JP 17470987A JP S6419445 A JPS6419445 A JP S6419445A
- Authority
- JP
- Japan
- Prior art keywords
- descriptor
- data
- buffer area
- leading address
- frame
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
PURPOSE:To improve the memory use efficiency and to shorten the data read time by preventing the occurrence of an ineffective buffer area which is left unused and only taking one descriptor to obtain the leading address of a buffer area where desired data is stored. CONSTITUTION:A leading address TA of the buffer area where reception data of one frame is stored is described in a first pointer PNT1 of a descriptor DD1, and a leading address DTA of the memory area where a descriptor DD2 following the descriptor DD1 is stored is described in a second pointer PNT2. Each descriptor DD is provided with an indication column DES where a data delimiter signal indicating whether reception data is terminated in the indicated buffer area or not is described. Since the number of buffer areas used for each frame is changed in accordance with the length of data of a variable length frame, the ineffective buffer area is reduced and only one descriptor is taken to immediately obtain the leading address of data of the next frame. Thus, the buffer memory use efficiency is improved and the data read time is shortened.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62174709A JP2708424B2 (en) | 1987-07-15 | 1987-07-15 | Data storage method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP62174709A JP2708424B2 (en) | 1987-07-15 | 1987-07-15 | Data storage method |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS6419445A true JPS6419445A (en) | 1989-01-23 |
JP2708424B2 JP2708424B2 (en) | 1998-02-04 |
Family
ID=15983281
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP62174709A Expired - Lifetime JP2708424B2 (en) | 1987-07-15 | 1987-07-15 | Data storage method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2708424B2 (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08328944A (en) * | 1995-05-31 | 1996-12-13 | Nec Corp | Memory managing system |
JP2003101454A (en) * | 2001-09-20 | 2003-04-04 | Japan Radio Co Ltd | Communication data storage address acquiring circuit |
JP2007011519A (en) * | 2005-06-29 | 2007-01-18 | Fuji Electric Fa Components & Systems Co Ltd | Programmable controller |
US7461884B2 (en) * | 1995-07-26 | 2008-12-09 | Scott Clare | Storage system for vehicles |
-
1987
- 1987-07-15 JP JP62174709A patent/JP2708424B2/en not_active Expired - Lifetime
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH08328944A (en) * | 1995-05-31 | 1996-12-13 | Nec Corp | Memory managing system |
US7461884B2 (en) * | 1995-07-26 | 2008-12-09 | Scott Clare | Storage system for vehicles |
JP2003101454A (en) * | 2001-09-20 | 2003-04-04 | Japan Radio Co Ltd | Communication data storage address acquiring circuit |
JP2007011519A (en) * | 2005-06-29 | 2007-01-18 | Fuji Electric Fa Components & Systems Co Ltd | Programmable controller |
Also Published As
Publication number | Publication date |
---|---|
JP2708424B2 (en) | 1998-02-04 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
GB1413739A (en) | Address conversion units and data processing systems embodying the same | |
ES8609771A1 (en) | Tag control circuit for buffer storage. | |
JPS6419445A (en) | Data storage system | |
JPS5530727A (en) | Information processor | |
JPS57174745A (en) | Control circuit for interruption priority | |
JPS5447443A (en) | Semiconductor memory unit | |
JPS57111669A (en) | Output system for conjugation form of word | |
JPS5733472A (en) | Memory access control system | |
GB1469300A (en) | Circuit arrangement for an integrated data processing system | |
JPS6488657A (en) | Stack control circuit | |
JPS57132258A (en) | Readout system for plural word data | |
JPS5644178A (en) | Buffer memory control system | |
JPS56118133A (en) | Direct memory access circuit | |
SU560219A1 (en) | Information sharing device | |
SU564723A1 (en) | Device for selecting information channels | |
SU1553983A1 (en) | Permanent memory device | |
JPS5683896A (en) | Memory circuit | |
JPS6426250A (en) | Memory readout circuit for cpu | |
JPS5750378A (en) | Control system of data processor | |
JPS5665384A (en) | Information processor | |
JPS57162199A (en) | Scan out system | |
JPS57132257A (en) | Data processor | |
JPS5621244A (en) | Data processing unit | |
JPS5553744A (en) | Microprogram storing system | |
JPS6419457A (en) | Memory device |