JPS6366645A - 実効アドレス計算回路 - Google Patents
実効アドレス計算回路Info
- Publication number
- JPS6366645A JPS6366645A JP21236686A JP21236686A JPS6366645A JP S6366645 A JPS6366645 A JP S6366645A JP 21236686 A JP21236686 A JP 21236686A JP 21236686 A JP21236686 A JP 21236686A JP S6366645 A JPS6366645 A JP S6366645A
- Authority
- JP
- Japan
- Prior art keywords
- value
- bits
- output
- field
- register
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- QQODLKZGRKWIFG-UHFFFAOYSA-N cyfluthrin Chemical compound CC1(C)C(C=C(Cl)Cl)C1C(=O)OC(C#N)C1=CC=C(F)C(OC=2C=CC=CC=2)=C1 QQODLKZGRKWIFG-UHFFFAOYSA-N 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000006073 displacement reaction Methods 0.000 description 1
Landscapes
- Executing Machine-Instructions (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP21236686A JPS6366645A (ja) | 1986-09-08 | 1986-09-08 | 実効アドレス計算回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP21236686A JPS6366645A (ja) | 1986-09-08 | 1986-09-08 | 実効アドレス計算回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6366645A true JPS6366645A (ja) | 1988-03-25 |
| JPH0544692B2 JPH0544692B2 (enExample) | 1993-07-07 |
Family
ID=16621364
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP21236686A Granted JPS6366645A (ja) | 1986-09-08 | 1986-09-08 | 実効アドレス計算回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6366645A (enExample) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0752186A (ja) * | 1994-06-29 | 1995-02-28 | Taisei Plus Kk | 発泡射出成形方法 |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50147918A (enExample) * | 1974-05-18 | 1975-11-27 | ||
| JPS52171244U (enExample) * | 1976-06-18 | 1977-12-26 | ||
| JPS54123838A (en) * | 1978-03-17 | 1979-09-26 | Nec Corp | Memory address control unit for data processor |
-
1986
- 1986-09-08 JP JP21236686A patent/JPS6366645A/ja active Granted
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS50147918A (enExample) * | 1974-05-18 | 1975-11-27 | ||
| JPS52171244U (enExample) * | 1976-06-18 | 1977-12-26 | ||
| JPS54123838A (en) * | 1978-03-17 | 1979-09-26 | Nec Corp | Memory address control unit for data processor |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0752186A (ja) * | 1994-06-29 | 1995-02-28 | Taisei Plus Kk | 発泡射出成形方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0544692B2 (enExample) | 1993-07-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0470662B2 (enExample) | ||
| US5459847A (en) | Program counter mechanism having selector for selecting up-to-date instruction prefetch address based upon carry signal of adder which adds instruction size and LSB portion of address register | |
| US4130880A (en) | Data storage system for addressing data stored in adjacent word locations | |
| JPH0778725B2 (ja) | モジュロ演算装置 | |
| US4796177A (en) | Address extension system | |
| GB2115961A (en) | Binary coded decimal number division apparatus | |
| KR101042647B1 (ko) | 단일 명령 복수 데이터 처리 시스템 내의 결과 분할 | |
| JPS6366645A (ja) | 実効アドレス計算回路 | |
| JPH0413735B2 (enExample) | ||
| JPH034936B2 (enExample) | ||
| US4301514A (en) | Data processor for processing at one time data including X bytes and Y bits | |
| US5710731A (en) | Combined adder and decoder digital circuit | |
| JPS6326418B2 (enExample) | ||
| US6931508B2 (en) | Device and method for information processing | |
| US6574722B2 (en) | Semiconductor storage device | |
| US20050256996A1 (en) | Register read circuit using the remainders of modulo of a register number by the number of register sub-banks | |
| US6532486B1 (en) | Apparatus and method for saturating data in register | |
| JPS6371736A (ja) | Romのパリテイビツト領域割当方式 | |
| JP3193830B2 (ja) | 演算回路 | |
| JPS62172430A (ja) | 割算回路 | |
| JP2805328B2 (ja) | バースト誤り訂正方法 | |
| JPH0234053B2 (enExample) | ||
| JPH02255929A (ja) | データ境界調整装置 | |
| JPH01109445A (ja) | レジスタファイル装置 | |
| JPS60126741A (ja) | 乗算回路 |