JPS6366424B2 - - Google Patents
Info
- Publication number
- JPS6366424B2 JPS6366424B2 JP56098363A JP9836381A JPS6366424B2 JP S6366424 B2 JPS6366424 B2 JP S6366424B2 JP 56098363 A JP56098363 A JP 56098363A JP 9836381 A JP9836381 A JP 9836381A JP S6366424 B2 JPS6366424 B2 JP S6366424B2
- Authority
- JP
- Japan
- Prior art keywords
- wiring pattern
- route
- fixed segment
- wiring
- fixed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000003672 processing method Methods 0.000 claims description 13
- 238000000034 method Methods 0.000 description 13
- 238000010586 diagram Methods 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 238000011017 operating method Methods 0.000 description 1
- 230000007261 regionalization Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 239000002699 waste material Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Testing Or Measuring Of Semiconductors Or The Like (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56098363A JPS582042A (ja) | 1981-06-26 | 1981-06-26 | セグメント固定型ｌｓｉの配線パターン作成処理方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP56098363A JPS582042A (ja) | 1981-06-26 | 1981-06-26 | セグメント固定型ｌｓｉの配線パターン作成処理方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS582042A JPS582042A (ja) | 1983-01-07 |
| JPS6366424B2 true JPS6366424B2 (ko) | 1988-12-20 |
Family
ID=14217791
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP56098363A Granted JPS582042A (ja) | 1981-06-26 | 1981-06-26 | セグメント固定型ｌｓｉの配線パターン作成処理方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS582042A (ko) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6057992A (ja) * | 1983-09-09 | 1985-04-03 | 株式会社日立製作所 | 回路素子の配置接続決定方法 |
-
1981
- 1981-06-26 JP JP56098363A patent/JPS582042A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS582042A (ja) | 1983-01-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US9563731B2 (en) | Cell boundaries for self aligned multiple patterning abutments | |
| JP4008629B2 (ja) | 半導体装置、その設計方法、及びその設計プログラムを格納したコンピュータ読み取り可能な記録媒体 | |
| KR100190182B1 (ko) | 반도체 레이아웃 방식 | |
| JPH06314692A (ja) | 集積回路におけるビア／接点被覆範囲を改善する方法 | |
| CN115713060A (zh) | 时序违例修复方法、装置、服务器及可读存储介质 | |
| US7392497B2 (en) | Regular routing for deep sub-micron chip design | |
| US5249134A (en) | Method of layout processing including layout data verification | |
| JP2001210720A (ja) | 半導体装置のレイアウト設計方法 | |
| JP2002535752A (ja) | 集積回路のレイアウトをコンピュータによって検証する方法および装置ならびに該方法の、集積回路を製造するための使用 | |
| JPS6366424B2 (ko) | ||
| JP3447673B2 (ja) | 半導体装置の設計方法及び半導体装置の製造方法 | |
| JP2000277615A (ja) | 配線作成装置 | |
| US6404664B1 (en) | Twisted bit line structure and method for making same | |
| JP2910734B2 (ja) | レイアウト方法 | |
| JP3740387B2 (ja) | 平坦化パターン自動生成方法 | |
| JPH10256255A (ja) | 半導体集積回路装置のパターン発生方法 | |
| US6326695B1 (en) | Twisted bit line structures and method for making same | |
| KR100591155B1 (ko) | 반도체 소자의 금속 배선 형성 방법 | |
| JPH06124321A (ja) | 自動配線処理方法 | |
| JP2003273229A (ja) | 半導体集積回路装置 | |
| JP2002093915A (ja) | 半導体集積回路の設計方法およびその装置 | |
| JP3105857B2 (ja) | 半導体集積回路装置のレイアウト方法及び半導体集積回路装置 | |
| JPH06334157A (ja) | 集積回路とその製造方法 | |
| JPWO2001063673A1 (ja) | 半導体集積回路装置及びその製造方法 | |
| JP2877003B2 (ja) | 自動配線経路決定方法 |