JPS6362006B2 - - Google Patents

Info

Publication number
JPS6362006B2
JPS6362006B2 JP58117383A JP11738383A JPS6362006B2 JP S6362006 B2 JPS6362006 B2 JP S6362006B2 JP 58117383 A JP58117383 A JP 58117383A JP 11738383 A JP11738383 A JP 11738383A JP S6362006 B2 JPS6362006 B2 JP S6362006B2
Authority
JP
Japan
Prior art keywords
padding
data
buffer memory
buffer
memory circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58117383A
Other languages
English (en)
Japanese (ja)
Other versions
JPS608932A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP58117383A priority Critical patent/JPS608932A/ja
Publication of JPS608932A publication Critical patent/JPS608932A/ja
Publication of JPS6362006B2 publication Critical patent/JPS6362006B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor
    • G06F5/10—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor having a sequence of storage locations each being individually accessible for both enqueue and dequeue operations, e.g. using random access memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer And Data Communications (AREA)
JP58117383A 1983-06-29 1983-06-29 バツフア記憶装置のデ−タ記憶方法 Granted JPS608932A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58117383A JPS608932A (ja) 1983-06-29 1983-06-29 バツフア記憶装置のデ−タ記憶方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58117383A JPS608932A (ja) 1983-06-29 1983-06-29 バツフア記憶装置のデ−タ記憶方法

Publications (2)

Publication Number Publication Date
JPS608932A JPS608932A (ja) 1985-01-17
JPS6362006B2 true JPS6362006B2 (enrdf_load_stackoverflow) 1988-12-01

Family

ID=14710286

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58117383A Granted JPS608932A (ja) 1983-06-29 1983-06-29 バツフア記憶装置のデ−タ記憶方法

Country Status (1)

Country Link
JP (1) JPS608932A (enrdf_load_stackoverflow)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4479024A (en) * 1983-06-01 1984-10-23 Ashland Oil, Inc. Styrene from toluene and formaldehyde
JPH01119819A (ja) * 1987-11-04 1989-05-11 Sony Corp フロッピー・ディスク装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52106642A (en) * 1976-03-05 1977-09-07 Hitachi Ltd Data transfer unit
JPS5397341A (en) * 1977-02-04 1978-08-25 Nec Corp Memory device

Also Published As

Publication number Publication date
JPS608932A (ja) 1985-01-17

Similar Documents

Publication Publication Date Title
US5357473A (en) Semiconductor storage system including defective bit replacement
WO1995006284B1 (en) Ata interface architecture employing state machines
US5125081A (en) Inter-configuration changing controller based upon the connection and configuration information among plurality of clusters and the global storage
US4792898A (en) Method and apparatus for temporarily storing multiple data records
JPS61125641A (ja) デ−タ圧縮制御方式
EP0055623B1 (en) Direct memory-access mode for a high-speed memory system
JPS6362006B2 (enrdf_load_stackoverflow)
JPS59723A (ja) 入出力インタ−フエ−ス制御方式
JPS6353636A (ja) バツフア制御装置
JPH0140432B2 (enrdf_load_stackoverflow)
JPH024021B2 (enrdf_load_stackoverflow)
JP2553630B2 (ja) データ処理装置
JPH07319840A (ja) マルチｃｐｕ装置
JP3009168B2 (ja) データ処理装置
JP2978626B2 (ja) Ｄｍａコントローラ
JPH05210566A (ja) メモリ装置及びメモリのデータ読取り／書込み方法
JPH0541092A (ja) 不揮発性メモリ
JPS5916067A (ja) デ−タチエツク方式
JPH0329021A (ja) プリンタサーバ
JPS62202254A (ja) 論理装置に対する連続デ−タ転送方式
JPS63180155A (ja) 多重書きフアイルサブシステム
JPH0621984B2 (ja) マイクロプログラムロ−ド方式
JPH0259917A (ja) 初期化回路
JPH07134685A (ja) コンピュータシステムおよびそのメモリデータ転送方式
JPH06161945A (ja) メモリデータ転送装置