JPS63576U - - Google Patents
Info
- Publication number
- JPS63576U JPS63576U JP9482486U JP9482486U JPS63576U JP S63576 U JPS63576 U JP S63576U JP 9482486 U JP9482486 U JP 9482486U JP 9482486 U JP9482486 U JP 9482486U JP S63576 U JPS63576 U JP S63576U
- Authority
- JP
- Japan
- Prior art keywords
- component
- video signal
- coupling capacitor
- dropout
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000003990 capacitor Substances 0.000 claims description 5
- 230000008878 coupling Effects 0.000 claims description 5
- 238000010168 coupling process Methods 0.000 claims description 5
- 238000005859 coupling reaction Methods 0.000 claims description 5
- 230000003111 delayed effect Effects 0.000 claims 3
- 238000001514 detection method Methods 0.000 claims 2
- 238000010586 diagram Methods 0.000 description 4
Landscapes
- Television Signal Processing For Recording (AREA)
- Signal Processing Not Specific To The Method Of Recording And Reproducing (AREA)
Description
第1図は本考案の第一実施例を示す図、第2図
はその各部の波形図である。第3図は本考案の第
2実施例を示す図である。第4図は従来例を示す
図である。
18……映像信号入力端、C1……第1カツプ
リングコンデンサ(第1直流成分除去手段)、4
0……第1バイアス手段、22……スイツチ回路
(スイツチ手段)、25……1H遅延手段(遅延
手段)、C2……第2カツプリングコンデンサ(
第2直流成分除去手段)、42……第2バイアス
手段、44……スイツチ(保持手段)。
FIG. 1 is a diagram showing a first embodiment of the present invention, and FIG. 2 is a waveform diagram of each part thereof. FIG. 3 is a diagram showing a second embodiment of the present invention. FIG. 4 is a diagram showing a conventional example. 18...Video signal input terminal, C1 ...First coupling capacitor (first DC component removal means), 4
0...first bias means, 22...switch circuit (switch means), 25...1H delay means (delay means), C2 ...second coupling capacitor (
2nd DC component removing means), 42...second biasing means, 44...switch (holding means).
Claims (1)
映像信号の直流成分を除去する第1カツプリング
コンデンサを備える第1直流成分除去手段と、こ
の第1直流成分除去回路の後段に設けられ直流成
分を付与する第1バイアス手段と、この第1バイ
アス手段からの映像信号と遅延映像信号とをドロ
ツプアウト検出信号により選択導出するスイツチ
手段と、このスイツチ手段からの信号出力を所定
期間遅延する遅延手段と、この遅延手段からの信
号出力の直流成分を除去する第2カツプリングコ
ンデンサを備える第2直流成分除去手段と、この
第2直流成分除去手段の後段に設けられ直流成分
を付与して前記遅延映像信号を出力する第2バイ
アス手段とを、備えるドロツプアウト補償回路に
於いて、 前記ドロツプアウト検出信号により前記第1カ
ツプリングコンデンサの電荷を保持する保持手段
を備えることを特徴とするドロツプアウト補償回
路。[Claims for Utility Model Registration] A first DC component removing means comprising a video signal input terminal, a first coupling capacitor for removing the DC component of the video signal from the video signal input terminal, and the first DC component removal unit. A first bias means provided at the latter stage of the circuit and which applies a DC component; a switch means which selectively derives the video signal from the first bias means and the delayed video signal based on a dropout detection signal; and a signal output from the switch means. a delay means for delaying the signal output for a predetermined period; a second DC component removing means provided with a second coupling capacitor for removing the DC component of the signal output from the delay means; and a second bias means for outputting the delayed video signal by imparting a component to the delayed video signal, the dropout compensation circuit further comprising a holding means for holding the electric charge of the first coupling capacitor according to the dropout detection signal. dropout compensation circuit.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9482486U JPH0453102Y2 (en) | 1986-06-20 | 1986-06-20 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9482486U JPH0453102Y2 (en) | 1986-06-20 | 1986-06-20 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS63576U true JPS63576U (en) | 1988-01-05 |
JPH0453102Y2 JPH0453102Y2 (en) | 1992-12-14 |
Family
ID=30958676
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9482486U Expired JPH0453102Y2 (en) | 1986-06-20 | 1986-06-20 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPH0453102Y2 (en) |
-
1986
- 1986-06-20 JP JP9482486U patent/JPH0453102Y2/ja not_active Expired
Also Published As
Publication number | Publication date |
---|---|
JPH0453102Y2 (en) | 1992-12-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS63576U (en) | ||
JPH02126468U (en) | ||
JP2607705B2 (en) | YC separation circuit | |
JPH0314885U (en) | ||
JPH024364U (en) | ||
JPH0373073U (en) | ||
JPH0242299U (en) | ||
JPS6123770U (en) | Vertical sync separation circuit | |
JPS6437184U (en) | ||
JPH03109488U (en) | ||
JPS62125070U (en) | ||
JPH0356267U (en) | ||
JPH0324775U (en) | ||
JPS6423189U (en) | ||
JPH03479U (en) | ||
JPH01105287U (en) | ||
JPH01167781U (en) | ||
JPS6323885U (en) | ||
JPS6193076U (en) | ||
JPH0398585U (en) | ||
JPS5877474U (en) | Synchronous separation circuit for oscilloscope | |
JPS617173U (en) | Video signal dropout compensation device | |
JPS6347689U (en) | ||
JPS61255167A (en) | Synchronizing separator circuit | |
JPS61136676U (en) |