JPS61255167A - Synchronizing separator circuit - Google Patents
Synchronizing separator circuitInfo
- Publication number
- JPS61255167A JPS61255167A JP9650885A JP9650885A JPS61255167A JP S61255167 A JPS61255167 A JP S61255167A JP 9650885 A JP9650885 A JP 9650885A JP 9650885 A JP9650885 A JP 9650885A JP S61255167 A JPS61255167 A JP S61255167A
- Authority
- JP
- Japan
- Prior art keywords
- synchronizing signal
- signal
- voltage
- potential
- comparator
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Synchronizing For Television (AREA)
Abstract
Description
【発明の詳細な説明】
〔技術分野〕
本発明は映像複合信号の振幅の広範囲な変化に対応でき
る高精度の同期分離回路に関するものである。DETAILED DESCRIPTION OF THE INVENTION [Technical Field] The present invention relates to a highly accurate synchronization separation circuit that can accommodate a wide range of changes in the amplitude of a video composite signal.
一般に使用されている同期分離回路を第1図に示す。こ
の回路だとトランジスタが導通するためにシリコントラ
ンジスタでは一1167ゲルマニウムトランジスタでは
−α1vのベースエミッタ間電圧が必要であシ、それに
伴ない入力するコンポジット信号の振幅も大きなものが
必要となっていた。またトランジスタの逆方向電流等も
周囲の温度によって変化するため、微弱な信号での同期
分離は困難であった。FIG. 1 shows a commonly used synchronous separation circuit. In this circuit, in order for the transistor to conduct, a base-emitter voltage of -α1v is required for a silicon transistor or a germanium transistor, and accordingly, a large amplitude of the input composite signal is required. Furthermore, since the reverse current of the transistor changes depending on the surrounding temperature, it has been difficult to perform synchronous separation with weak signals.
本発明はこれらの欠点を除去したもので、微弱なコざポ
ジット信号からでも強力な信号からでも安定した高精度
の複合同期信号を分離することを目的とする。The present invention eliminates these drawbacks and aims to separate a stable and highly accurate composite synchronization signal from both weak cosaposite signals and strong signals.
本発明は、コンパレータを用い、そのしきい電圧が入力
される映像複合信号の振幅に応じて変化することを特徴
とする同期分離回路である。The present invention is a synchronization separation circuit using a comparator, the threshold voltage of which changes in accordance with the amplitude of an input video composite signal.
以下、本発明について一実施例を示す図面に従い詳細に
説明する。DESCRIPTION OF THE PREFERRED EMBODIMENTS The present invention will be described in detail below with reference to the drawings showing one embodiment.
本発明を適用して構成した同期分離回路の例を第2図に
示す。この例において、映像複合信号が最低電位になる
のは同一信号期間中となっている。FIG. 2 shows an example of a synchronous separation circuit constructed by applying the present invention. In this example, the video composite signal reaches its lowest potential during the same signal period.
図中のO,R1の時定数は垂直同期信号のパルス幅よシ
大きくとっであるためA点において、テレビジョンコン
ポジット信号の平均電位はほぼ接地電位になっている。Since the time constants O and R1 in the figure are larger than the pulse width of the vertical synchronizing signal, the average potential of the television composite signal at point A is approximately the ground potential.
同期信号期間中はアナログスイッチ2のゲートが開いて
コンデンサ0.を充電する。コンデンサ0.の電位(B
点)は負のピーク電圧(同期信号電圧)を保ち、それを
ボルテージホロワ3を通したのち抵抗で分圧してコンパ
レータ、4のしきい電圧とする。(0点)しきい電圧は
同期信号の電位と接地電位との間の値をとシ、それを基
準電圧としてコンパレータにて同期信号を分離する。分
離された同期信号で再びアナログスイッチ2を開閉する
。ここでO,R,の時定数は水平同期信号の周期よシは
るかに大きな値に設定する。During the synchronization signal period, the gate of analog switch 2 is open and capacitor 0. to charge. Capacitor 0. potential (B
The point) maintains a negative peak voltage (synchronizing signal voltage), passes it through the voltage follower 3, and then divides it with a resistor to become the threshold voltage of the comparator 4. (0 point) The threshold voltage is a value between the potential of the synchronizing signal and the ground potential, and the synchronizing signal is separated by a comparator using this as a reference voltage. The analog switch 2 is opened and closed again using the separated synchronization signal. Here, the time constants O and R are set to values much larger than the period of the horizontal synchronizing signal.
以上の実施例から明らかなように本発明によれば、映倫
複合信号の振幅の広範囲な変化に対応できる高精度の同
期分離回路を構成とすることが出来る。As is clear from the above embodiments, according to the present invention, it is possible to configure a highly accurate synchronization separation circuit that can respond to a wide range of changes in the amplitude of the Eirin composite signal.
第1図は従来の同期分離回路の一例である。
第2図は本考案を用いて構成した同期分離回路の一実施
例である。
1・・・映倫複合信号入力端子
2・・・アナログスイッチ
3・・・ボルテージホロワ
4・・・コンパレータ
5・・・複合同期信号出力端子
以 上FIG. 1 is an example of a conventional synchronous separation circuit. FIG. 2 shows an embodiment of a synchronous separation circuit constructed using the present invention. 1...Eirin composite signal input terminal 2...Analog switch 3...Voltage follower 4...Comparator 5...Composite synchronization signal output terminal and above
Claims (1)
合信号の振幅に応じて変化することを特徴とする同期分
離回路。A synchronous separation circuit using a comparator, the threshold voltage of which changes according to the amplitude of an input video composite signal.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9650885A JPS61255167A (en) | 1985-05-07 | 1985-05-07 | Synchronizing separator circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9650885A JPS61255167A (en) | 1985-05-07 | 1985-05-07 | Synchronizing separator circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS61255167A true JPS61255167A (en) | 1986-11-12 |
Family
ID=14167061
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9650885A Pending JPS61255167A (en) | 1985-05-07 | 1985-05-07 | Synchronizing separator circuit |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61255167A (en) |
-
1985
- 1985-05-07 JP JP9650885A patent/JPS61255167A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4128848A (en) | Automatic ghost-suppression system | |
US4132908A (en) | Digital-to-analog conversion with deglitch | |
JPS61255167A (en) | Synchronizing separator circuit | |
JPH0510463Y2 (en) | ||
JPH0419880Y2 (en) | ||
JPS62165482A (en) | Direct current restoration circuit | |
KR940000159Y1 (en) | Keyed pulse generator for high definition of tv | |
JPH01303967A (en) | Synchronizing signal separator circuit | |
JPH0444700A (en) | Sample-and-hold circuit | |
JPS57183184A (en) | Synchronous separating circuit | |
JPH0417510B2 (en) | ||
JPS6032481A (en) | Focus signal generating device using video signal | |
JPH01232880A (en) | Horizontal synchronizing signal separator circuit | |
JPS6232558B2 (en) | ||
JPS60220691A (en) | Signal generating device | |
KR0136008B1 (en) | The separation synchronous signal processing system to be able to process the composition synchronous signal | |
JPS62130013A (en) | Delay device | |
JPS6074816A (en) | Analog switch | |
JPS59230324A (en) | Control process for analog/digital conversion | |
JPS6126266B2 (en) | ||
JPS6058705A (en) | Frequency converting circuit | |
JPS5639679A (en) | Horizontal synchronizing afc circuit | |
JPH059086U (en) | Image miute circuit | |
JPH02144708A (en) | Constant power circuit | |
JPS62104382A (en) | Clamping circuit |