JPS6355434U - - Google Patents
Info
- Publication number
- JPS6355434U JPS6355434U JP1986146415U JP14641586U JPS6355434U JP S6355434 U JPS6355434 U JP S6355434U JP 1986146415 U JP1986146415 U JP 1986146415U JP 14641586 U JP14641586 U JP 14641586U JP S6355434 U JPS6355434 U JP S6355434U
- Authority
- JP
- Japan
- Prior art keywords
- circuit element
- hole
- insulating layer
- electrically connected
- utility
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004065 semiconductor Substances 0.000 claims 2
- 238000000605 extraction Methods 0.000 claims 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000001681 protective effect Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/06—Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05556—Shape in side view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
Description
第1図は本考案の一実施例の断面図、第2図は
同全体を模式的に示す平面図である。
1…パツド、2…スルーホール、3…回路素子
、4…保護膜、5…シリコンチツプ、6…回路素
子部、7…配線パターン。
FIG. 1 is a cross-sectional view of an embodiment of the present invention, and FIG. 2 is a plan view schematically showing the whole. DESCRIPTION OF SYMBOLS 1... Pad, 2... Through hole, 3... Circuit element, 4... Protective film, 5... Silicon chip, 6... Circuit element part, 7... Wiring pattern.
Claims (1)
ルーホールを介して導通する外部リード取り出し
用パツドを具備したことを特徴とする半導体装置
。 1. A semiconductor device comprising an external lead extraction pad that is electrically connected via a through hole on an insulating layer formed on a semiconductor circuit element.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986146415U JPS6355434U (en) | 1986-09-26 | 1986-09-26 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP1986146415U JPS6355434U (en) | 1986-09-26 | 1986-09-26 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6355434U true JPS6355434U (en) | 1988-04-13 |
Family
ID=31058862
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP1986146415U Pending JPS6355434U (en) | 1986-09-26 | 1986-09-26 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6355434U (en) |
-
1986
- 1986-09-26 JP JP1986146415U patent/JPS6355434U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6355434U (en) | ||
JPS6338328U (en) | ||
JPS6310550U (en) | ||
JPS62197866U (en) | ||
JPS6375069U (en) | ||
JPH0245640U (en) | ||
JPS6416636U (en) | ||
JPH0183340U (en) | ||
JPS6232550U (en) | ||
JPH0289852U (en) | ||
JPS6192064U (en) | ||
JPS61153374U (en) | ||
JPH0288240U (en) | ||
JPS633145U (en) | ||
JPS6094836U (en) | semiconductor equipment | |
JPH0176062U (en) | ||
JPS6268236U (en) | ||
JPH01161357U (en) | ||
JPS6320444U (en) | ||
JPS61205145U (en) | ||
JPS61114842U (en) | ||
JPS58147278U (en) | Hybrid integrated circuit device | |
JPS62160556U (en) | ||
JPS63170983U (en) | ||
JPS6196543U (en) |