JPS635542U - - Google Patents
Info
- Publication number
- JPS635542U JPS635542U JP9529986U JP9529986U JPS635542U JP S635542 U JPS635542 U JP S635542U JP 9529986 U JP9529986 U JP 9529986U JP 9529986 U JP9529986 U JP 9529986U JP S635542 U JPS635542 U JP S635542U
- Authority
- JP
- Japan
- Prior art keywords
- external
- data processing
- operating time
- during
- data
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 1
Landscapes
- Bus Control (AREA)
Description
第１図は本考案によるデータ処理システムの一
実施例を示すブロツク図、第２図はその各部動作
を示すタイミングチヤートである。
２……外部メモリ、３……プロセツサ（ＣＰＵ
）、４……外部バス、５……外部データ処理機器
、７……ＤＭＡコントローラ、８……ノア回路。
FIG. 1 is a block diagram showing an embodiment of a data processing system according to the present invention, and FIG. 2 is a timing chart showing the operation of each part thereof. 2...External memory, 3...Processor (CPU
), 4... external bus, 5... external data processing equipment, 7... DMA controller, 8... NOR circuit.
Claims (1)
セツサのアクセスタイムにおける非稼動時間を表
すタイミング信号を受けて、上記非稼動時間に、
外部メモリ及び外部データ処理機器で外部バスを
介して直接データ転送させるようにしたことを特
徴とするデータ処理システム。 The direct memory access controller receives a timing signal representing the non-operating time during the access time of the processor, and during the non-operating time,
A data processing system characterized in that data is directly transferred between an external memory and an external data processing device via an external bus.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9529986U JPS635542U (en) | 1986-06-24 | 1986-06-24 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9529986U JPS635542U (en) | 1986-06-24 | 1986-06-24 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS635542U true JPS635542U (en) | 1988-01-14 |
Family
ID=30959681
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9529986U Pending JPS635542U (en) | 1986-06-24 | 1986-06-24 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS635542U (en) |
-
1986
- 1986-06-24 JP JP9529986U patent/JPS635542U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS635542U (en) | ||
| JPS61172346U (en) | ||
| JPS63139647U (en) | ||
| JPS6320250U (en) | ||
| JPH02149444U (en) | ||
| JPS62192449U (en) | ||
| JPS6353153U (en) | ||
| JPS5897605U (en) | Controller for batch processing using multiprocessor | |
| JPS5851363U (en) | Integrated circuit for microcomputer | |
| JPS6142649U (en) | data transfer device | |
| JPH0337543U (en) | ||
| JPH0486948U (en) | ||
| JPS62195863U (en) | ||
| JPS5920351U (en) | Adder circuit in microcomputer | |
| JPH0284964U (en) | ||
| JPS6347641U (en) | ||
| JPS62112742U (en) | ||
| JPS61103750U (en) | ||
| JPS6057855U (en) | Dual CPU information processing device | |
| JPS6353152U (en) | ||
| JPH0337544U (en) | ||
| JPH0242141U (en) | ||
| JPH0420144U (en) | ||
| JPS60167462U (en) | Image processing device | |
| JPH01102937U (en) |