JPH0337543U - - Google Patents
Info
- Publication number
- JPH0337543U JPH0337543U JP9853489U JP9853489U JPH0337543U JP H0337543 U JPH0337543 U JP H0337543U JP 9853489 U JP9853489 U JP 9853489U JP 9853489 U JP9853489 U JP 9853489U JP H0337543 U JPH0337543 U JP H0337543U
- Authority
- JP
- Japan
- Prior art keywords
- transfer
- transfer device
- computer
- dma transfer
- bytes
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Bus Control (AREA)
Description
第１図及び第２図はこの考案に係るコンピユー
タのＤＭＡ転送装置の実施例を示し、第１図はハ
ードウエアのブロツク図、第２図はＤＭＡ転送の
状態を示す図である。
主な符号の説明、１…ＤＭＡ転送装置、２…バ
ツフアメモリ、３…アドレスレジスタ、４…コン
トローラ、５…転送手段、６…中央処理装置（Ｃ
ＰＵ）、７…ＲＡＭ、８…Ｉ／Ｏ機器。
1 and 2 show an embodiment of a computer DMA transfer device according to this invention, FIG. 1 is a block diagram of the hardware, and FIG. 2 is a diagram showing the state of DMA transfer. Explanation of main symbols: 1...DMA transfer device, 2...Buffer memory, 3...Address register, 4...Controller, 5...Transfer means, 6...Central processing unit (C
PU), 7...RAM, 8...I/O equipment.
Claims (1)
を設けたことを特徴とするコンピユータのＤＭＡ
転送装置。[Claims for Utility Model Registration] A DMA transfer device for a computer, characterized in that a transfer means for transferring 2 bytes in one transfer is provided.
Transfer device.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9853489U JPH0337543U (en) | 1989-08-25 | 1989-08-25 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP9853489U JPH0337543U (en) | 1989-08-25 | 1989-08-25 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0337543U true JPH0337543U (en) | 1991-04-11 |
Family
ID=31647629
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP9853489U Pending JPH0337543U (en) | 1989-08-25 | 1989-08-25 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0337543U (en) |
Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61196352A (en) * | 1985-02-27 | 1986-08-30 | Nec Corp | Data transferring controller |
-
1989
- 1989-08-25 JP JP9853489U patent/JPH0337543U/ja active Pending
Patent Citations (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61196352A (en) * | 1985-02-27 | 1986-08-30 | Nec Corp | Data transferring controller |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0337543U (en) | ||
| JPS635542U (en) | ||
| JPS6142649U (en) | data transfer device | |
| JPS6218759U (en) | ||
| JPS62192449U (en) | ||
| JPH03124250U (en) | ||
| JPS5897605U (en) | Controller for batch processing using multiprocessor | |
| JPS6214542U (en) | ||
| JPH048153U (en) | ||
| JPS6214541U (en) | ||
| JPH0354058U (en) | ||
| JPS61196356U (en) | ||
| JPS60107896U (en) | Display memory control circuit | |
| JPS5984628U (en) | Peripheral control system | |
| JPS63168554U (en) | ||
| JPH03124202U (en) | ||
| JPH0444051U (en) | ||
| JPH0196061U (en) | ||
| JPS6348246U (en) | ||
| JPS5963738U (en) | data transfer device | |
| JPS6320250U (en) | ||
| JPS6389143U (en) | ||
| JPS5858644U (en) | Power on/off monitoring device | |
| JPS62166558U (en) | ||
| JPS61185148U (en) |