Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filedfiledCritical
Priority to JP19864487UpriorityCriticalpatent/JPH01102937U/ja
Publication of JPH01102937UpublicationCriticalpatent/JPH01102937U/ja
図面は本考案の一実施例を示した電気回路図で ある。
４…ゲート回路。
The drawing is an electrical circuit diagram showing an embodiment of the present invention. 4...Gate circuit.
Claims (1)
【実用新案登録請求の範囲】[Scope of utility model registration request] ＣＰＵ（中央制御装置）からメモリチツプへ出 力されるメモリリクエスト信号とチツプセレクト 信号とを入力とし、上記ＣＰＵが上記メモリチツ プの実装されていないアドレスをアクセスしたと きに出力を発生するゲート回路からなる暴走検出 回路。 Runaway detection consisting of a gate circuit that receives as input a memory request signal and a chip select signal output from a CPU (central control unit) to a memory chip, and generates an output when the CPU accesses an address that is not mounted on the memory chip. circuit.