JPS6352496B2 - - Google Patents

Info

Publication number
JPS6352496B2
JPS6352496B2 JP55073157A JP7315780A JPS6352496B2 JP S6352496 B2 JPS6352496 B2 JP S6352496B2 JP 55073157 A JP55073157 A JP 55073157A JP 7315780 A JP7315780 A JP 7315780A JP S6352496 B2 JPS6352496 B2 JP S6352496B2
Authority
JP
Japan
Prior art keywords
signal
phase
circuit
digital
converter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55073157A
Other languages
English (en)
Japanese (ja)
Other versions
JPS56169421A (en
Inventor
Masaaki Kato
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP7315780A priority Critical patent/JPS56169421A/ja
Publication of JPS56169421A publication Critical patent/JPS56169421A/ja
Publication of JPS6352496B2 publication Critical patent/JPS6352496B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0624—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by synchronisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Color Television Systems (AREA)
  • Analogue/Digital Conversion (AREA)
JP7315780A 1980-05-31 1980-05-31 Phase synchronizing circuit Granted JPS56169421A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7315780A JPS56169421A (en) 1980-05-31 1980-05-31 Phase synchronizing circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7315780A JPS56169421A (en) 1980-05-31 1980-05-31 Phase synchronizing circuit

Publications (2)

Publication Number Publication Date
JPS56169421A JPS56169421A (en) 1981-12-26
JPS6352496B2 true JPS6352496B2 (enrdf_load_stackoverflow) 1988-10-19

Family

ID=13510054

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7315780A Granted JPS56169421A (en) 1980-05-31 1980-05-31 Phase synchronizing circuit

Country Status (1)

Country Link
JP (1) JPS56169421A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02116898U (enrdf_load_stackoverflow) * 1989-03-03 1990-09-19

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0771002B2 (ja) * 1986-04-15 1995-07-31 ソニー株式会社 ビデオ信号のａ／ｄ変換回路
DE4019154C1 (enrdf_load_stackoverflow) * 1990-06-15 1991-12-19 Ant Nachrichtentechnik Gmbh, 7150 Backnang, De

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02116898U (enrdf_load_stackoverflow) * 1989-03-03 1990-09-19

Also Published As

Publication number Publication date
JPS56169421A (en) 1981-12-26

Similar Documents

Publication Publication Date Title
US4291332A (en) Phase-locked circuit
US4990911A (en) Sampling frequency converter
JPS5860889A (ja) デイジタル信号処理システムのシステムロツク位相の調節方法および装置
US4558348A (en) Digital video signal processing system using asynchronous a-to-d encoding
US4636836A (en) Phase locked loop system for providing a phase shifted output signal
US4884040A (en) Sampled data phase locking system
JPS63200618A (ja) 位相同期ループ回路
JPS61157095A (ja) 位相同期回路
JPS6352496B2 (enrdf_load_stackoverflow)
US4635103A (en) Phase locked loop system incorporating automatic gain control
JPH0542200B2 (enrdf_load_stackoverflow)
US4535295A (en) Method and device for controlling the phase of timing signal
JPS6015190B2 (ja) 位相同期回路
US5355172A (en) Method and apparatus for sampling a reference signal
JPS5890856A (ja) サンプリング位相同期回路
JPH028515B2 (enrdf_load_stackoverflow)
JP3063095B2 (ja) 位相同期装置
JPH08149495A (ja) ビデオ信号処理装置
JPH0638663B2 (ja) デジタルテレビジョン信号処理装置用のクロック発生回路
JP2968730B2 (ja) スキュー補正回路
JPH0632473B2 (ja) Ｐｌｌ誤差演算回路
JPS63144678A (ja) 位相同期発振回路
JP4509407B2 (ja) Ｓｃｈ検出装置
JPS647556B2 (enrdf_load_stackoverflow)
JPH035116B2 (enrdf_load_stackoverflow)