JPS6351544B2 - - Google Patents
Info
- Publication number
- JPS6351544B2 JPS6351544B2 JP6659382A JP6659382A JPS6351544B2 JP S6351544 B2 JPS6351544 B2 JP S6351544B2 JP 6659382 A JP6659382 A JP 6659382A JP 6659382 A JP6659382 A JP 6659382A JP S6351544 B2 JPS6351544 B2 JP S6351544B2
- Authority
- JP
- Japan
- Prior art keywords
- frame
- lead pins
- semiconductor element
- semiconductor
- semiconductor elements
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 239000004065 semiconductor Substances 0.000 claims description 42
- 239000012212 insulator Substances 0.000 claims description 7
- 238000005259 measurement Methods 0.000 description 11
- 239000011347 resin Substances 0.000 description 6
- 229920005989 resin Polymers 0.000 description 6
- 238000005452 bending Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 230000000694 effects Effects 0.000 description 1
- 238000010292 electrical insulation Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 231100000989 no adverse effect Toxicity 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L22/00—Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6659382A JPS58182857A (ja) | 1982-04-21 | 1982-04-21 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP6659382A JPS58182857A (ja) | 1982-04-21 | 1982-04-21 | 半導体装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58182857A JPS58182857A (ja) | 1983-10-25 |
JPS6351544B2 true JPS6351544B2 (enrdf_load_stackoverflow) | 1988-10-14 |
Family
ID=13320379
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP6659382A Granted JPS58182857A (ja) | 1982-04-21 | 1982-04-21 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58182857A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0493482U (enrdf_load_stackoverflow) * | 1991-01-08 | 1992-08-13 |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4852519B2 (ja) * | 2007-11-30 | 2012-01-11 | 株式会社ニフコ | 可動体の支持装置 |
-
1982
- 1982-04-21 JP JP6659382A patent/JPS58182857A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0493482U (enrdf_load_stackoverflow) * | 1991-01-08 | 1992-08-13 |
Also Published As
Publication number | Publication date |
---|---|
JPS58182857A (ja) | 1983-10-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5252853A (en) | Packaged semiconductor device having tab tape and particular power distribution lead structure | |
JPH041503B2 (enrdf_load_stackoverflow) | ||
JPH023262A (ja) | リードフレーム組立体とその加工方法 | |
JPS6238863B2 (enrdf_load_stackoverflow) | ||
JPS6351544B2 (enrdf_load_stackoverflow) | ||
JP2807944B2 (ja) | 混成集積回路装置及びその製造方法 | |
US5304818A (en) | Lead frame | |
KR950003337B1 (ko) | 내연기관용 점화장치의 제조방법 | |
JP2976199B2 (ja) | ダイパッドを有する半導体パッケージ用リードフレーム | |
JPS6116702Y2 (enrdf_load_stackoverflow) | ||
JPH05109930A (ja) | 半導体装置 | |
KR100533569B1 (ko) | 테스트용 반도체 패키지 및 그 제조 방법 | |
JP2985423B2 (ja) | 半導体装置 | |
JPH06318670A (ja) | リードフレーム及びその製造方法 | |
JPH0526764Y2 (enrdf_load_stackoverflow) | ||
JPH01187845A (ja) | 半導体装置 | |
JPH01230263A (ja) | 電子装置の組立方法 | |
KR200184164Y1 (ko) | 반도체 패키지의 인덕턴스 파라미터 테스트 패키지 | |
JPH05335460A (ja) | Icリードフレーム | |
JPH04102359A (ja) | 半導体装置およびその製造方法 | |
JPH0878122A (ja) | 接続装置 | |
JPH06302660A (ja) | 半導体装置の製造方法 | |
JPS6464287A (en) | Hybrid integrated circuit | |
JPS61101066A (ja) | 集積回路の製造方法 | |
JPS62252959A (ja) | リ−ドフレ−ム |