JPS6351440B2 - - Google Patents
Info
- Publication number
- JPS6351440B2 JPS6351440B2 JP55010338A JP1033880A JPS6351440B2 JP S6351440 B2 JPS6351440 B2 JP S6351440B2 JP 55010338 A JP55010338 A JP 55010338A JP 1033880 A JP1033880 A JP 1033880A JP S6351440 B2 JPS6351440 B2 JP S6351440B2
- Authority
- JP
- Japan
- Prior art keywords
- output
- circuit
- signal
- frequency divider
- nand gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000001360 synchronised effect Effects 0.000 claims description 7
- 238000010586 diagram Methods 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
- H04N11/00—Colour television systems
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Signal Processing (AREA)
- Processing Of Color Television Signals (AREA)
- Color Television Systems (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1033880A JPS56107681A (en) | 1980-01-31 | 1980-01-31 | Synchronization pulling-in circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP1033880A JPS56107681A (en) | 1980-01-31 | 1980-01-31 | Synchronization pulling-in circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS56107681A JPS56107681A (en) | 1981-08-26 |
| JPS6351440B2 true JPS6351440B2 (enrdf_load_stackoverflow) | 1988-10-13 |
Family
ID=11747401
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP1033880A Granted JPS56107681A (en) | 1980-01-31 | 1980-01-31 | Synchronization pulling-in circuit |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS56107681A (enrdf_load_stackoverflow) |
-
1980
- 1980-01-31 JP JP1033880A patent/JPS56107681A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS56107681A (en) | 1981-08-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS5930333B2 (ja) | 周波数制御回路 | |
| US3939438A (en) | Phase locked oscillator | |
| US4238770A (en) | Vertical synchronizing signal detector circuit | |
| US4159481A (en) | Synchronizing signal selecting circuit | |
| JPS6262103B2 (enrdf_load_stackoverflow) | ||
| JPH02301375A (ja) | 検出器 | |
| JPH0614758B2 (ja) | 映像信号処理方法 | |
| KR860002930A (ko) | 기준신호 재생장치 | |
| JPS6351440B2 (enrdf_load_stackoverflow) | ||
| JPS6161308B2 (enrdf_load_stackoverflow) | ||
| US4291335A (en) | Vertical synchronizing signal detector | |
| JPH066835A (ja) | 水平周波数測定回路 | |
| JPS5951663A (ja) | 画像表示装置におけるフイ−ルド偏向制御信号の発生方法及びこの方法を実行するためのデイジタル回路並びに画像表示装置 | |
| JPH0234510B2 (enrdf_load_stackoverflow) | ||
| JP2532623B2 (ja) | パイロットバ―ストゲ―トパルス発生装置 | |
| KR0139790B1 (ko) | 피일드 인식 신호 발생회로 | |
| JP2508877B2 (ja) | ディジタルビデオ信号の水平同期信号分離回路 | |
| JPH02246685A (ja) | 同期信号発生装置 | |
| JPS6042957A (ja) | フレ−ム同期信号の検出回路 | |
| JPS6038067B2 (ja) | 垂直同期回路 | |
| KR0182002B1 (ko) | 디지탈 방식의 팔/메세캄 판별회로 | |
| JPH0789653B2 (ja) | 水平同期信号処理回路 | |
| JP2679391B2 (ja) | 水平同期信号発生回路 | |
| JPH0136381Y2 (enrdf_load_stackoverflow) | ||
| JPH01222592A (ja) | 同期信号作成装置 |