JPS6350862B2 - - Google Patents

Info

Publication number
JPS6350862B2
JPS6350862B2 JP23413782A JP23413782A JPS6350862B2 JP S6350862 B2 JPS6350862 B2 JP S6350862B2 JP 23413782 A JP23413782 A JP 23413782A JP 23413782 A JP23413782 A JP 23413782A JP S6350862 B2 JPS6350862 B2 JP S6350862B2
Authority
JP
Japan
Prior art keywords
hole
copper plating
plating film
chip carrier
conductor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP23413782A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59124794A (ja
Inventor
Hiroaki Fujimoto
Tomio Wada
Tadaharu Kakizawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP23413782A priority Critical patent/JPS59124794A/ja
Publication of JPS59124794A publication Critical patent/JPS59124794A/ja
Publication of JPS6350862B2 publication Critical patent/JPS6350862B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
  • Manufacturing Of Printed Wiring (AREA)
JP23413782A 1982-12-29 1982-12-29 電子回路基板の製造方法 Granted JPS59124794A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23413782A JPS59124794A (ja) 1982-12-29 1982-12-29 電子回路基板の製造方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23413782A JPS59124794A (ja) 1982-12-29 1982-12-29 電子回路基板の製造方法

Publications (2)

Publication Number Publication Date
JPS59124794A JPS59124794A (ja) 1984-07-18
JPS6350862B2 true JPS6350862B2 (zh) 1988-10-12

Family

ID=16966212

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23413782A Granted JPS59124794A (ja) 1982-12-29 1982-12-29 電子回路基板の製造方法

Country Status (1)

Country Link
JP (1) JPS59124794A (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6115393A (ja) * 1984-06-30 1986-01-23 イビデン株式会社 プリント配線板の製造方法
JPS6472592A (en) * 1987-09-12 1989-03-17 Ngk Insulators Ltd Manufacture of ceramic leadless package
JP5650186B2 (ja) * 2012-12-12 2015-01-07 タツタ電線株式会社 プリント配線板用シールドフィルム及びその製造方法
CN113518515B (zh) * 2021-03-15 2023-09-08 江西宇睿电子科技有限公司 断节金属化边制作方法和电路板

Also Published As

Publication number Publication date
JPS59124794A (ja) 1984-07-18

Similar Documents

Publication Publication Date Title
US5976912A (en) Fabrication process of semiconductor package and semiconductor package
US6420664B1 (en) Metal foil having bumps, circuit substrate having the metal foil, and semiconductor device having the circuit substrate
JP2001345414A (ja) リードフレーム、半導体装置及びその製造方法、回路基板並びに電子機器
JPH0922963A (ja) 半導体回路素子搭載基板フレームの製造方法
KR100346899B1 (ko) 반도체장치 및 그 제조방법
JPH11176885A (ja) 半導体装置及びその製造方法、フィルムキャリアテープ、回路基板並びに電子機器
US6207354B1 (en) Method of making an organic chip carrier package
US7171744B2 (en) Substrate frame
JPS6350862B2 (zh)
JPH11340609A (ja) プリント配線板、および単位配線板の製造方法
JPH0897330A (ja) チップキャリア及びその製造方法
JP2784248B2 (ja) 半導体装置の製造方法
JP2623980B2 (ja) 半導体搭載用リード付き基板の製造法
JPH1074859A (ja) Qfn半導体パッケージ
JPH06112395A (ja) 混成集積回路装置
JPH08102583A (ja) 配線回路基板
JP2819321B2 (ja) 電子部品搭載用基板及びこの電子部品搭載用基板の製造方法
JP2872531B2 (ja) 半導体モジュール基板,及びそれを用いた半導体装置
JP4021115B2 (ja) 樹脂封止型半導体装置とその製造方法
JPH11345895A (ja) 半導体装置、リードフレーム、及びそれらの製造方法
JP4137295B2 (ja) Csp用テープキャリアの製造方法
JP3383597B2 (ja) 半導体装置の製造方法
JPS59152656A (ja) 半導体装置
JPH02252251A (ja) フィルムキャリヤーテープ
JP2739123B2 (ja) 電子部品搭載用基板の製造方法