JPS6349257B2 - - Google Patents

Info

Publication number
JPS6349257B2
JPS6349257B2 JP55097799A JP9779980A JPS6349257B2 JP S6349257 B2 JPS6349257 B2 JP S6349257B2 JP 55097799 A JP55097799 A JP 55097799A JP 9779980 A JP9779980 A JP 9779980A JP S6349257 B2 JPS6349257 B2 JP S6349257B2
Authority
JP
Japan
Prior art keywords
address
store
addresses
invalidation
buffer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP55097799A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5724086A (en
Inventor
Hiroshi Tamura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP9779980A priority Critical patent/JPS5724086A/ja
Publication of JPS5724086A publication Critical patent/JPS5724086A/ja
Publication of JPS6349257B2 publication Critical patent/JPS6349257B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP9779980A 1980-07-16 1980-07-16 Repealing cotrol system of buffer memory Granted JPS5724086A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP9779980A JPS5724086A (en) 1980-07-16 1980-07-16 Repealing cotrol system of buffer memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP9779980A JPS5724086A (en) 1980-07-16 1980-07-16 Repealing cotrol system of buffer memory

Publications (2)

Publication Number Publication Date
JPS5724086A JPS5724086A (en) 1982-02-08
JPS6349257B2 true JPS6349257B2 (enExample) 1988-10-04

Family

ID=14201828

Family Applications (1)

Application Number Title Priority Date Filing Date
JP9779980A Granted JPS5724086A (en) 1980-07-16 1980-07-16 Repealing cotrol system of buffer memory

Country Status (1)

Country Link
JP (1) JPS5724086A (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6180438A (ja) * 1984-09-28 1986-04-24 Nec Corp キヤツシユメモリ
US4814981A (en) * 1986-09-18 1989-03-21 Digital Equipment Corporation Cache invalidate protocol for digital data processing system

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4142234A (en) * 1977-11-28 1979-02-27 International Business Machines Corporation Bias filter memory for filtering out unnecessary interrogations of cache directories in a multiprocessor system

Also Published As

Publication number Publication date
JPS5724086A (en) 1982-02-08

Similar Documents

Publication Publication Date Title
US4951193A (en) Parallel computer with distributed shared memories and distributed task activating circuits
JPH0576060B2 (enExample)
US5313602A (en) Multiprocessor system and method of control over order of transfer of data between buffer storages
US5161219A (en) Computer system with input/output cache
JPS63201851A (ja) バッファ記憶アクセス方法
US5727179A (en) Memory access method using intermediate addresses
JPS6349257B2 (enExample)
JPS6329297B2 (enExample)
JPS6059621B2 (ja) バッファ無効化制御方式
JPS6135581B2 (enExample)
JPS6022260A (ja) 情報処理システム
JP3219422B2 (ja) キャッシュメモリ制御方式
JPH02226447A (ja) コンピユータ・システムおよびその記憶装置アクセス方法
JPH057740B2 (enExample)
JPS59127136A (ja) 情報転送制御方式
JPH0447344B2 (enExample)
JPS61173355A (ja) デイスクキヤツシユ設置方式
JPS5842546B2 (ja) ストア制御方式
JPH0322073A (ja) データ転送制御装置
JPH10247182A (ja) マルチプロセッサシステム
JPH0520191A (ja) キヤツシユメモリ制御方式
JPH0448263B2 (enExample)
JPH03113549A (ja) キャッシュ制御装置
JPH0511333B2 (enExample)
JPH0433060B2 (enExample)