JPS6334654B2 - - Google Patents

Info

Publication number
JPS6334654B2
JPS6334654B2 JP58125917A JP12591783A JPS6334654B2 JP S6334654 B2 JPS6334654 B2 JP S6334654B2 JP 58125917 A JP58125917 A JP 58125917A JP 12591783 A JP12591783 A JP 12591783A JP S6334654 B2 JPS6334654 B2 JP S6334654B2
Authority
JP
Japan
Prior art keywords
igfetq
transistor
gate
enhancement type
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58125917A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5925425A (ja
Inventor
Koichiro Okumura
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP58125917A priority Critical patent/JPS5925425A/ja
Publication of JPS5925425A publication Critical patent/JPS5925425A/ja
Publication of JPS6334654B2 publication Critical patent/JPS6334654B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Logic Circuits (AREA)
JP58125917A 1983-07-11 1983-07-11 半導体回路 Granted JPS5925425A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58125917A JPS5925425A (ja) 1983-07-11 1983-07-11 半導体回路

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58125917A JPS5925425A (ja) 1983-07-11 1983-07-11 半導体回路

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP1743574A Division JPS5717380B2 (enrdf_load_stackoverflow) 1974-02-13 1974-02-13

Publications (2)

Publication Number Publication Date
JPS5925425A JPS5925425A (ja) 1984-02-09
JPS6334654B2 true JPS6334654B2 (enrdf_load_stackoverflow) 1988-07-12

Family

ID=14922128

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58125917A Granted JPS5925425A (ja) 1983-07-11 1983-07-11 半導体回路

Country Status (1)

Country Link
JP (1) JPS5925425A (enrdf_load_stackoverflow)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3775693A (en) * 1971-11-29 1973-11-27 Moskek Co Mosfet logic inverter for integrated circuits

Also Published As

Publication number Publication date
JPS5925425A (ja) 1984-02-09

Similar Documents

Publication Publication Date Title
US4071783A (en) Enhancement/depletion mode field effect transistor driver
US4250406A (en) Single clock CMOS logic circuit with selected threshold voltages
US4344003A (en) Low power voltage multiplier circuit
GB2111336A (en) Substrate biassing
US4140927A (en) Non-overlapping clock generator
EP0055601A2 (en) Buffer circuit
US3889135A (en) Bootstrap circuit employing insulated gate transistors
JP2685050B2 (ja) コンパレータ回路
US4599528A (en) Self booting logical or circuit
JPS6334654B2 (enrdf_load_stackoverflow)
US4042833A (en) In-between phase clamping circuit to reduce the effects of positive noise
JP3765127B2 (ja) 論理回路
US3832578A (en) Static flip-flop circuit
JPS5926134B2 (ja) ラツチ回路
JPS6258178B2 (enrdf_load_stackoverflow)
JP2541244B2 (ja) クロック発生回路
JPS62159910A (ja) 半導体集積回路
JPH10276069A (ja) データラッチ回路
JPH02196519A (ja) ドライバ回路
US3828209A (en) Flip-flop circuit
JPH03187513A (ja) ダイナミック・ラッチ回路
JPS61214817A (ja) Ｃｍｏｓ集積回路
JPS5835200U (ja) サンプリング・ホ−ルド回路
JPH07336208A (ja) 論理回路装置
JPS5925426A (ja) 半導体回路