JPS6333240B2 - - Google Patents
Info
- Publication number
- JPS6333240B2 JPS6333240B2 JP57029937A JP2993782A JPS6333240B2 JP S6333240 B2 JPS6333240 B2 JP S6333240B2 JP 57029937 A JP57029937 A JP 57029937A JP 2993782 A JP2993782 A JP 2993782A JP S6333240 B2 JPS6333240 B2 JP S6333240B2
- Authority
- JP
- Japan
- Prior art keywords
- memory
- block
- sense amplifier
- memory cells
- blocks
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 34
- 239000000758 substrate Substances 0.000 claims description 18
- 239000003990 capacitor Substances 0.000 claims description 7
- 239000011159 matrix material Substances 0.000 claims description 3
- 239000004065 semiconductor Substances 0.000 claims description 3
- 238000009499 grossing Methods 0.000 description 4
- 230000004913 activation Effects 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000007599 discharging Methods 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 239000000470 constituent Substances 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000012535 impurity Substances 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/409—Read-write [R-W] circuits
- G11C11/4094—Bit-line management or control circuits
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57029937A JPS58147885A (ja) | 1982-02-26 | 1982-02-26 | ダイナミック型記憶装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57029937A JPS58147885A (ja) | 1982-02-26 | 1982-02-26 | ダイナミック型記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS58147885A JPS58147885A (ja) | 1983-09-02 |
JPS6333240B2 true JPS6333240B2 (enrdf_load_stackoverflow) | 1988-07-04 |
Family
ID=12289899
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57029937A Granted JPS58147885A (ja) | 1982-02-26 | 1982-02-26 | ダイナミック型記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS58147885A (enrdf_load_stackoverflow) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2544382B2 (ja) * | 1987-04-24 | 1996-10-16 | 株式会社日立製作所 | ダイナミツク型ram |
JPH0261893A (ja) * | 1988-08-25 | 1990-03-01 | Toshiba Corp | ダイナミック型半導体メモリ |
JPH07107799B2 (ja) * | 1992-11-04 | 1995-11-15 | 日本電気株式会社 | 半導体メモリ装置 |
JPH07176188A (ja) * | 1994-10-21 | 1995-07-14 | Mitsubishi Electric Corp | 半導体記憶装置 |
-
1982
- 1982-02-26 JP JP57029937A patent/JPS58147885A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS58147885A (ja) | 1983-09-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR900008936B1 (ko) | Cmos 다이내믹램 | |
US4636981A (en) | Semiconductor memory device having a voltage push-up circuit | |
US6404670B2 (en) | Multiple ports memory-cell structure | |
KR100299750B1 (ko) | 반도체 기억장치 | |
US5255235A (en) | Dynamic random access memory with dummy word lines connected to bit line potential adjusting capacitors | |
US5402378A (en) | Circuit for generating a clock signal to separate bit lines in a semiconductor memory device | |
US5966340A (en) | Semiconductor memory device having hierarchical word line structure | |
Furuyama et al. | An experimental 2-bit/cell storage DRAM for macrocell or memory-on-logic application | |
US5590080A (en) | Dynamic random access memory with variable sense-amplifier drive capacity | |
JP2006324007A (ja) | Dramアレイ用ビット線プリチャージ手法 | |
US4982367A (en) | Dynamic random access memory with well-balanced read-out voltage on bit line pair and operating method therefor | |
JPH08153856A (ja) | 半導体記憶装置 | |
EP0373672B1 (en) | Semiconductor memory circuit having an improved restoring control circuit | |
US5428577A (en) | Semiconductor storage device having word-line voltage booster circuit with decoder and charger | |
JPS6085492A (ja) | ダイナミツクメモリ装置 | |
US5666306A (en) | Multiplication of storage capacitance in memory cells by using the Miller effect | |
US6091646A (en) | Method and apparatus for coupling data from a memory device using a single ended read data path | |
US5926410A (en) | Memory array architecture and method for dynamic cell plate sensing | |
EP0195631A2 (en) | Semiconductor memory | |
US4380055A (en) | Static RAM memory cell | |
US6483139B1 (en) | Semiconductor memory device formed on semiconductor substrate | |
US5710738A (en) | Low power dynamic random access memory | |
JPS6333240B2 (enrdf_load_stackoverflow) | ||
US4308594A (en) | MOS Memory cell | |
US5761112A (en) | Charge storage for sensing operations in a DRAM |