JPS6332303B2 - - Google Patents
Info
- Publication number
- JPS6332303B2 JPS6332303B2 JP55174604A JP17460480A JPS6332303B2 JP S6332303 B2 JPS6332303 B2 JP S6332303B2 JP 55174604 A JP55174604 A JP 55174604A JP 17460480 A JP17460480 A JP 17460480A JP S6332303 B2 JPS6332303 B2 JP S6332303B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- state change
- pulse
- data
- change detection
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000001514 detection method Methods 0.000 claims description 26
- 230000005540 biological transmission Effects 0.000 claims description 14
- 238000012545 processing Methods 0.000 claims description 10
- 238000005070 sampling Methods 0.000 description 11
- 238000000034 method Methods 0.000 description 8
- 238000006243 chemical reaction Methods 0.000 description 6
- 238000005259 measurement Methods 0.000 description 4
- 238000010586 diagram Methods 0.000 description 3
- 230000004044 response Effects 0.000 description 3
- 238000007493 shaping process Methods 0.000 description 3
- 238000007796 conventional method Methods 0.000 description 1
- 238000012544 monitoring process Methods 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/04—Speed or phase control by synchronisation signals
- H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Dc Digital Transmission (AREA)
- Communication Control (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55174604A JPS5799062A (en) | 1980-12-12 | 1980-12-12 | Reception circuit for data transmission |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP55174604A JPS5799062A (en) | 1980-12-12 | 1980-12-12 | Reception circuit for data transmission |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5799062A JPS5799062A (en) | 1982-06-19 |
JPS6332303B2 true JPS6332303B2 (zh) | 1988-06-29 |
Family
ID=15981475
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP55174604A Granted JPS5799062A (en) | 1980-12-12 | 1980-12-12 | Reception circuit for data transmission |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5799062A (zh) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6384706U (zh) * | 1986-11-20 | 1988-06-03 | ||
US9114025B2 (en) | 1999-10-20 | 2015-08-25 | Krt Investors, Inc. | Methods and devices for spinal disc annulus reconstruction and repair |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5923661A (ja) * | 1982-07-29 | 1984-02-07 | Matsushita Electric Ind Co Ltd | パルス通信回路 |
JP5053232B2 (ja) * | 2008-10-31 | 2012-10-17 | 三菱電機株式会社 | 通信速度検出装置および通信装置 |
JP2010124268A (ja) | 2008-11-20 | 2010-06-03 | Sony Corp | データ通信装置、および通信制御方法、並びにプログラム |
-
1980
- 1980-12-12 JP JP55174604A patent/JPS5799062A/ja active Granted
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6384706U (zh) * | 1986-11-20 | 1988-06-03 | ||
US9114025B2 (en) | 1999-10-20 | 2015-08-25 | Krt Investors, Inc. | Methods and devices for spinal disc annulus reconstruction and repair |
Also Published As
Publication number | Publication date |
---|---|
JPS5799062A (en) | 1982-06-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4748643A (en) | Start bit detecting circuit | |
JPH0118615B2 (zh) | ||
JPS6332303B2 (zh) | ||
US4719620A (en) | Signal transmission system in a bus-type network | |
ES361821A1 (es) | Un sistema de recuperacion de informacion. | |
EP0530030B1 (en) | Circuit for detecting a synchronizing signal in frame synchronized data transmission | |
JPH0410791B2 (zh) | ||
JP2856939B2 (ja) | データ受信方法 | |
JPS6246099B2 (zh) | ||
JP3063291B2 (ja) | 回線監視回路 | |
US5832033A (en) | Clock disturbance detection based on ratio of main clock and subclock periods | |
SU1515176A1 (ru) | Устройство дл контрол температуры | |
JPS6028456B2 (ja) | 同期装置 | |
SU594595A1 (ru) | Устройство дл тактовой синхронизации с регенерацией дискретных сигналов | |
SU1401586A1 (ru) | Устройство дл контрол импульсных последовательностей | |
JP2655002B2 (ja) | 感知車両信号伝送方法 | |
SU1562878A1 (ru) | Устройство дл ограничени приращени в измерителе времени прихода акустического сигнала | |
SU1744712A1 (ru) | Устройство дл магнитной записи цифровой информации | |
JPS63158934A (ja) | スタ−トビツト検出回路 | |
JPS5942505B2 (ja) | デ−タ信号検出回路 | |
SU1267480A1 (ru) | Устройство дл контрол аппаратуры цифровой магнитной записи | |
SU1381598A1 (ru) | Буферное запоминающее устройство | |
JPH07105183A (ja) | 相関検出器 | |
SU1531102A1 (ru) | Устройство дл сопр жени ЦВМ с магнитофоном | |
SU1354194A1 (ru) | Сигнатурный анализатор |