JPS6330780B2 - - Google Patents

Info

Publication number
JPS6330780B2
JPS6330780B2 JP57120891A JP12089182A JPS6330780B2 JP S6330780 B2 JPS6330780 B2 JP S6330780B2 JP 57120891 A JP57120891 A JP 57120891A JP 12089182 A JP12089182 A JP 12089182A JP S6330780 B2 JPS6330780 B2 JP S6330780B2
Authority
JP
Japan
Prior art keywords
position detection
chip
mark
shows
semiconductor substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57120891A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5911619A (ja
Inventor
Fumitaka Chiba
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP57120891A priority Critical patent/JPS5911619A/ja
Publication of JPS5911619A publication Critical patent/JPS5911619A/ja
Publication of JPS6330780B2 publication Critical patent/JPS6330780B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Testing Of Individual Semiconductor Devices (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
JP57120891A 1982-07-12 1982-07-12 半導体装置の非接触試験方法 Granted JPS5911619A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57120891A JPS5911619A (ja) 1982-07-12 1982-07-12 半導体装置の非接触試験方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57120891A JPS5911619A (ja) 1982-07-12 1982-07-12 半導体装置の非接触試験方法

Publications (2)

Publication Number Publication Date
JPS5911619A JPS5911619A (ja) 1984-01-21
JPS6330780B2 true JPS6330780B2 (enrdf_load_stackoverflow) 1988-06-21

Family

ID=14797541

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57120891A Granted JPS5911619A (ja) 1982-07-12 1982-07-12 半導体装置の非接触試験方法

Country Status (1)

Country Link
JP (1) JPS5911619A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63109873U (enrdf_load_stackoverflow) * 1986-12-27 1988-07-15

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02191359A (ja) * 1988-01-22 1990-07-27 Matsushita Electric Ind Co Ltd スタンダードセルおよびこれを用いた半導体集積回路装置
JP5102989B2 (ja) * 2006-08-08 2012-12-19 ルネサスエレクトロニクス株式会社 半導体装置の製造方法
US9983257B2 (en) 2015-10-15 2018-05-29 Taiwan Semiconductor Manufacturing Co., Ltd. Test line patterns in split-gate flash technology
US10163522B2 (en) 2015-10-15 2018-12-25 Taiwan Semiconductor Manufacturing Co., Ltd. Test line letter for embedded non-volatile memory technology

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5240953B2 (enrdf_load_stackoverflow) * 1972-05-22 1977-10-15
JPS5150672A (ja) * 1974-10-30 1976-05-04 Hitachi Ltd Kijunfureemu
JPS568490B2 (enrdf_load_stackoverflow) * 1975-03-25 1981-02-24
JPS55162219A (en) * 1979-06-05 1980-12-17 Nec Corp Semiconductor wafer

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63109873U (enrdf_load_stackoverflow) * 1986-12-27 1988-07-15

Also Published As

Publication number Publication date
JPS5911619A (ja) 1984-01-21

Similar Documents

Publication Publication Date Title
US6316953B1 (en) Contact type prober automatic alignment
US6457169B1 (en) Geometric phase analysis for overlay measurement
US6084679A (en) Universal alignment marks for semiconductor defect capture and analysis
US5159752A (en) Scanning electron microscope based parametric testing method and apparatus
KR890004884B1 (ko) 포토마스크 패턴 검사방법 및 장치
JPH044525B2 (enrdf_load_stackoverflow)
US4978908A (en) Scanning electron microscope based parametric testing method and apparatus
JPS6330780B2 (enrdf_load_stackoverflow)
US6894522B2 (en) Specific site backside underlaying and micromasking method for electrical characterization of semiconductor devices
US6344698B2 (en) More robust alignment mark design
US6298312B1 (en) Method of determining the tip angle of a probe card needle
US7171035B2 (en) Alignment mark for e-beam inspection of a semiconductor wafer
US6500722B2 (en) Inductor recognition method, layout inspection method, computer readable recording medium in which a layout inspection program is recorded and process for a semiconductor device
US20050097764A1 (en) Enhanced visibility of overlay measurement marks
JP2633228B2 (ja) 半導体装置のエッチング精度検査方法
US20120137396A1 (en) Characterizing Dimensions of Structures Via Scanning Probe Microscopy
JPH05333526A (ja) レチクル及びそれを使用した半導体装置の製造方法
CN111507061A (zh) 缺陷图形特征参数的分析方法
JP2758844B2 (ja) 半導体ウェーハスリップライン検査方法および半導体ウェーハの評価方法
JP2894078B2 (ja) 集積回路装置の故障解析装置及び故障解析方法
JPS6232783B2 (enrdf_load_stackoverflow)
JP2000138146A (ja) アライメントマーク及び半導体ウエハ
JP3519348B2 (ja) パターン測定装置及び測定方法
JPH0658937B2 (ja) 半導体集積回路
EP0220233B1 (en) Target keys for wafer probe alignment