JPS6329299U - - Google Patents
Info
- Publication number
- JPS6329299U JPS6329299U JP12226986U JP12226986U JPS6329299U JP S6329299 U JPS6329299 U JP S6329299U JP 12226986 U JP12226986 U JP 12226986U JP 12226986 U JP12226986 U JP 12226986U JP S6329299 U JPS6329299 U JP S6329299U
- Authority
- JP
- Japan
- Prior art keywords
- register
- stage
- output signal
- shift register
- selector
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
Landscapes
- Time-Division Multiplex Systems (AREA)
- Executing Machine-Instructions (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12226986U JPS6329299U (enrdf_load_html_response) | 1986-08-09 | 1986-08-09 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP12226986U JPS6329299U (enrdf_load_html_response) | 1986-08-09 | 1986-08-09 |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6329299U true JPS6329299U (enrdf_load_html_response) | 1988-02-26 |
Family
ID=31012300
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP12226986U Pending JPS6329299U (enrdf_load_html_response) | 1986-08-09 | 1986-08-09 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6329299U (enrdf_load_html_response) |
-
1986
- 1986-08-09 JP JP12226986U patent/JPS6329299U/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS6347014B2 (enrdf_load_html_response) | ||
JPS6329299U (enrdf_load_html_response) | ||
US5821794A (en) | Clock distribution architecture and method for high speed CPLDs | |
JP2632395B2 (ja) | バス接続装置 | |
JPH07253872A (ja) | プロセッサの入出力回路 | |
JPS6362064A (ja) | バス変換装置 | |
JPS6331404U (enrdf_load_html_response) | ||
JPH0382437U (enrdf_load_html_response) | ||
JPS596203U (ja) | 中間値のアナログ信号選択回路 | |
JPH0282135U (enrdf_load_html_response) | ||
JPS6356827U (enrdf_load_html_response) | ||
JPS61168435U (enrdf_load_html_response) | ||
JPS6476319A (en) | Data arranging circuit | |
JPH07113660B2 (ja) | モード設定回路 | |
JPH05252039A (ja) | 3線式シリアルデータ転送方式の多チャネルd−a変換器 | |
JPS6068724A (ja) | A/d・d/a変換器 | |
JPH0358736U (enrdf_load_html_response) | ||
JPH03127930U (enrdf_load_html_response) | ||
JPS61187131U (enrdf_load_html_response) | ||
JPH0265179U (enrdf_load_html_response) | ||
JPS59158186U (ja) | デジタル画像処理回路 | |
JPS6133547U (ja) | デ−タ転送装置 | |
JPS646572U (enrdf_load_html_response) | ||
JPH04111183A (ja) | ワンチップマイクロコンピュータ | |
JPS6474656A (en) | Data processor |