JPS6474656A - Data processor - Google Patents
Data processorInfo
- Publication number
- JPS6474656A JPS6474656A JP23293287A JP23293287A JPS6474656A JP S6474656 A JPS6474656 A JP S6474656A JP 23293287 A JP23293287 A JP 23293287A JP 23293287 A JP23293287 A JP 23293287A JP S6474656 A JPS6474656 A JP S6474656A
- Authority
- JP
- Japan
- Prior art keywords
- circuits
- circuit
- connection
- function
- transfer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Information Transfer Systems (AREA)
Abstract
PURPOSE:To connect circuits with four connection circuits to reduce the number of connection circuits by using the connection circuits where register circuits are added to transceiver circuits in a connection means of four function circuits included in the titled data processor. CONSTITUTION:Transfer between adjacent function circuits in case of transfer in one direction is completed with one processing by a data bus set through the transceiver circuit. In case of transfer between function circuits on a diagonal line like function circuits 1 and 3, output data of the circuit 1 is stored in a register circuit 82 of the circuit 8 by first processing. Meanwhile, output data of the circuit 3 is stored in a register circuit 62 of a connection circuit 6. Out put data of circuits 82 and 62 are sent to circuits 3 and 1 through transceiver circuits 71 and 51 of connection circuits 7 and 5 respectively by second processing. Thus, function circuits are connected by four connection circuits to reduce the number of circuits.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23293287A JPS6474656A (en) | 1987-09-16 | 1987-09-16 | Data processor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP23293287A JPS6474656A (en) | 1987-09-16 | 1987-09-16 | Data processor |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS6474656A true JPS6474656A (en) | 1989-03-20 |
Family
ID=16947107
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP23293287A Pending JPS6474656A (en) | 1987-09-16 | 1987-09-16 | Data processor |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS6474656A (en) |
-
1987
- 1987-09-16 JP JP23293287A patent/JPS6474656A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS57209570A (en) | Vector processing device | |
ES2015817A6 (en) | Communication switching element. | |
DE3888703D1 (en) | ECL-compatible input / output circuits in CMOS technology. | |
EP0337595A3 (en) | Integrated circuit having a configurable terminal pin | |
DE3378501D1 (en) | Modular circuit | |
EP0313229A3 (en) | Vsli chip with ring oscillator | |
EP0322784A3 (en) | Data transfer circuit | |
JPS6474656A (en) | Data processor | |
EP0201088A3 (en) | Parallel computer | |
JPS56149135A (en) | Duplex data reception system | |
JPS5523561A (en) | Micro computer system | |
JPS5611554A (en) | Bus coupling unit | |
ES8201342A1 (en) | Serial-parallel-serial CCD memory system with fan out and fan in circuits. | |
EP0321244A3 (en) | Semi-conductor integrated circuit for a telephone | |
JPS5616225A (en) | Input selection circuit for microcomputer | |
JPS55119727A (en) | Data bus control unit | |
JPS5750391A (en) | Two-way shift register | |
JPS57166646A (en) | Logical circuit | |
JPS5559572A (en) | Computer network structure system | |
JPS54122944A (en) | Logic circuit | |
JPS6433968A (en) | Charge coupling device | |
JPS5679323A (en) | Data transfer device | |
JPS567129A (en) | Device selection circuit | |
PAPADOPOULO | Synthesis by computer of sequential synchronous circuits and multiple-output logical networks(Computer design of sequential synchronous circuits and multiple output logical networks)[Ph. D. Thesis- Paris Univ.] | |
JPS5643850A (en) | Intermultiplexer communication control system |