JPS6323577B2 - - Google Patents
Info
- Publication number
- JPS6323577B2 JPS6323577B2 JP59100302A JP10030284A JPS6323577B2 JP S6323577 B2 JPS6323577 B2 JP S6323577B2 JP 59100302 A JP59100302 A JP 59100302A JP 10030284 A JP10030284 A JP 10030284A JP S6323577 B2 JPS6323577 B2 JP S6323577B2
- Authority
- JP
- Japan
- Prior art keywords
- address
- display
- signal
- supplied
- vram
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
- 
        - G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/60—Memory management
 
- 
        - G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
- G09G5/39—Control of the bit-mapped memory
- G09G5/391—Resolution modifying circuits, e.g. variable screen formats
 
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computer Hardware Design (AREA)
- Digital Computer Display Output (AREA)
- Image Generation (AREA)
- Controls And Circuits For Display Device (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP59100302A JPS60245034A (ja) | 1984-05-18 | 1984-05-18 | デイスプレイコントロ−ラ | 
| US06/735,370 US4628467A (en) | 1984-05-18 | 1985-05-17 | Video display control system | 
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title | 
|---|---|---|---|
| JP59100302A JPS60245034A (ja) | 1984-05-18 | 1984-05-18 | デイスプレイコントロ−ラ | 
Publications (2)
| Publication Number | Publication Date | 
|---|---|
| JPS60245034A JPS60245034A (ja) | 1985-12-04 | 
| JPS6323577B2 true JPS6323577B2 (OSRAM) | 1988-05-17 | 
Family
ID=14270371
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date | 
|---|---|---|---|
| JP59100302A Granted JPS60245034A (ja) | 1984-05-18 | 1984-05-18 | デイスプレイコントロ−ラ | 
Country Status (2)
| Country | Link | 
|---|---|
| US (1) | US4628467A (OSRAM) | 
| JP (1) | JPS60245034A (OSRAM) | 
Families Citing this family (29)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| US4903227A (en) * | 1984-10-17 | 1990-02-20 | Mitsubishi Denki Kabushiki Kaisha | Processor for digitized video having common bus for real time transfer of input and output video data | 
| US4663619A (en) * | 1985-04-08 | 1987-05-05 | Honeywell Inc. | Memory access modes for a video display generator | 
| US5249266A (en) * | 1985-10-22 | 1993-09-28 | Texas Instruments Incorporated | Data processing apparatus with self-emulation capability | 
| US5140687A (en) * | 1985-10-22 | 1992-08-18 | Texas Instruments Incorporated | Data processing apparatus with self-emulation capability | 
| US4769632A (en) * | 1986-02-10 | 1988-09-06 | Inmos Limited | Color graphics control system | 
| US4825386A (en) * | 1986-08-25 | 1989-04-25 | Digital Equipment Corporation | Horizontal line processor of data to be printed dot sequentially | 
| US4992960A (en) * | 1986-12-11 | 1991-02-12 | Yamaha Corporation | Apparatus for processing image data for displaying an image on a display unit | 
| US4808986A (en) * | 1987-02-12 | 1989-02-28 | International Business Machines Corporation | Graphics display system with memory array access | 
| JPS63204595A (ja) * | 1987-02-20 | 1988-08-24 | Fujitsu Ltd | マルチプレ−ンビデオram構成方式 | 
| US4958304A (en) * | 1987-03-02 | 1990-09-18 | Apple Computer, Inc. | Computer with interface for fast and slow memory circuits | 
| JPS63265292A (ja) * | 1987-04-22 | 1988-11-01 | シャープ株式会社 | 表示装置 | 
| US5109348A (en) * | 1987-09-14 | 1992-04-28 | Visual Information Technologies, Inc. | High speed image processing computer | 
| US4985848A (en) | 1987-09-14 | 1991-01-15 | Visual Information Technologies, Inc. | High speed image processing system using separate data processor and address generator | 
| US5146592A (en) * | 1987-09-14 | 1992-09-08 | Visual Information Technologies, Inc. | High speed image processing computer with overlapping windows-div | 
| US5051929A (en) * | 1987-10-19 | 1991-09-24 | Interand Corporation | Electronic memory state reallocation system for improving the resolution of color coding video systems | 
| JPH01195497A (ja) * | 1988-01-29 | 1989-08-07 | Nec Corp | 表示制御回路 | 
| US4941110A (en) * | 1988-11-02 | 1990-07-10 | Allied-Signal, Inc. | Memory saving arrangement for displaying raster test patterns | 
| US5161221A (en) * | 1988-12-12 | 1992-11-03 | Eastman Kodak Company | Multi-memory bank system for receiving continuous serial data stream and monitoring same to control bank switching without interrupting continuous data flow rate | 
| JPH03238990A (ja) * | 1990-02-15 | 1991-10-24 | Canon Inc | メモリ制御回路 | 
| GB2261803B (en) * | 1991-10-18 | 1995-10-11 | Quantel Ltd | An image processing system | 
| US5265218A (en) * | 1992-05-19 | 1993-11-23 | Sun Microsystems, Inc. | Bus architecture for integrated data and video memory | 
| US5678019A (en) * | 1993-02-05 | 1997-10-14 | Dallas Semiconductor Corporation | Real-time clock with extendable memory | 
| JPH07134672A (ja) * | 1993-11-09 | 1995-05-23 | Toshiba Corp | 表示データ読み出し回路 | 
| US5535349A (en) * | 1994-06-09 | 1996-07-09 | Motorola, Inc. | Data processing system and method for providing chip selects to peripheral devices | 
| US5933154A (en) * | 1994-09-30 | 1999-08-03 | Apple Computer, Inc. | Multi-panel video display control addressing of interleaved frame buffers via CPU address conversion | 
| US5657055A (en) * | 1995-06-07 | 1997-08-12 | Cirrus Logic, Inc. | Method and apparatus for reading ahead display data into a display FIFO of a graphics controller | 
| US5761694A (en) * | 1995-11-30 | 1998-06-02 | Cirrus Logic, Inc. | Multi-bank memory system and method having addresses switched between the row and column decoders in different banks | 
| US6496610B2 (en) * | 1996-03-21 | 2002-12-17 | Hitachi, Ltd. | Data processing apparatus having DRAM incorporated therein | 
| US6300964B1 (en) * | 1998-07-30 | 2001-10-09 | Genesis Microship, Inc. | Method and apparatus for storage retrieval of digital image data | 
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title | 
|---|---|---|---|---|
| US4149152A (en) * | 1977-12-27 | 1979-04-10 | Rca Corporation | Color display having selectable off-on and background color control | 
| JPS5835367A (ja) * | 1981-08-24 | 1983-03-02 | 三菱重工業株式会社 | 冷暖房給湯装置 | 
| JPS58155448A (ja) * | 1982-03-10 | 1983-09-16 | Hitachi Ltd | Crt表示装置 | 
| US4511965A (en) * | 1983-03-21 | 1985-04-16 | Zenith Electronics Corporation | Video ram accessing system | 
| US4574277A (en) * | 1983-08-30 | 1986-03-04 | Zenith Radio Corporation | Selective page disable for a video display | 
- 
        1984
        - 1984-05-18 JP JP59100302A patent/JPS60245034A/ja active Granted
 
- 
        1985
        - 1985-05-17 US US06/735,370 patent/US4628467A/en not_active Expired - Lifetime
 
Non-Patent Citations (1)
| Title | 
|---|
| ELECTRONIC DESIGN=1984 * | 
Also Published As
| Publication number | Publication date | 
|---|---|
| US4628467A (en) | 1986-12-09 | 
| JPS60245034A (ja) | 1985-12-04 | 
Similar Documents
| Publication | Publication Date | Title | 
|---|---|---|
| JPS6323577B2 (OSRAM) | ||
| US4742344A (en) | Digital display system with refresh memory for storing character and field attribute data | |
| US5129059A (en) | Graphics processor with staggered memory timing | |
| US4357604A (en) | Variable size character display | |
| US4486856A (en) | Cache memory and control circuit | |
| JPS6067989A (ja) | 画像表示装置 | |
| JPH0426471B2 (OSRAM) | ||
| US4673930A (en) | Improved memory control for a scanning CRT visual display system | |
| US4489317A (en) | Cathode ray tube apparatus | |
| JPH051946B2 (OSRAM) | ||
| US5086295A (en) | Apparatus for increasing color and spatial resolutions of a raster graphics system | |
| JPH0377530B2 (OSRAM) | ||
| US4620186A (en) | Multi-bit write feature for video RAM | |
| JPS627552B2 (OSRAM) | ||
| US4642625A (en) | Graphic processor for color and positional data of an image to be displayed | |
| JPH0313796Y2 (OSRAM) | ||
| JPS642955B2 (OSRAM) | ||
| JPH0535879B2 (OSRAM) | ||
| EP0145320A2 (en) | Method for multiplexing a memory data bus | |
| KR900005188B1 (ko) | Crt 콘트롤러 | |
| US4417318A (en) | Arrangement for control of the operation of a random access memory in a data processing system | |
| US4703230A (en) | Raster operation circuit | |
| JPH0361199B2 (OSRAM) | ||
| JP2623541B2 (ja) | 画像処理装置 | |
| JPS5995589A (ja) | Crt表示装置 |