JPS6322592B2 - - Google Patents

Info

Publication number
JPS6322592B2
JPS6322592B2 JP57203235A JP20323582A JPS6322592B2 JP S6322592 B2 JPS6322592 B2 JP S6322592B2 JP 57203235 A JP57203235 A JP 57203235A JP 20323582 A JP20323582 A JP 20323582A JP S6322592 B2 JPS6322592 B2 JP S6322592B2
Authority
JP
Japan
Prior art keywords
display
memory
circuit
frequency division
signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP57203235A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5993491A (ja
Inventor
Yoshio Abe
Tadashi Kubota
Koji Fujita
Shinichi Matsushita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP57203235A priority Critical patent/JPS5993491A/ja
Publication of JPS5993491A publication Critical patent/JPS5993491A/ja
Publication of JPS6322592B2 publication Critical patent/JPS6322592B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Controls And Circuits For Display Device (AREA)
JP57203235A 1982-11-18 1982-11-18 表示装置 Granted JPS5993491A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP57203235A JPS5993491A (ja) 1982-11-18 1982-11-18 表示装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57203235A JPS5993491A (ja) 1982-11-18 1982-11-18 表示装置

Publications (2)

Publication Number Publication Date
JPS5993491A JPS5993491A (ja) 1984-05-29
JPS6322592B2 true JPS6322592B2 (show.php) 1988-05-12

Family

ID=16470679

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57203235A Granted JPS5993491A (ja) 1982-11-18 1982-11-18 表示装置

Country Status (1)

Country Link
JP (1) JPS5993491A (show.php)

Also Published As

Publication number Publication date
JPS5993491A (ja) 1984-05-29

Similar Documents

Publication Publication Date Title
US5977989A (en) Method and apparatus for synchronizing video and graphics data in a multimedia display system including a shared frame buffer
JP2710123B2 (ja) 画像拡大装置
JPH0557599B2 (show.php)
JP2570344B2 (ja) 画像表示装置
JP3154190B2 (ja) 汎用走査周期変換装置
JP3423327B2 (ja) 映像信号入出力装置
JPS6322592B2 (show.php)
JPH06178202A (ja) 画像縮小装置
JPS6153880A (ja) 文字画像表示制御装置
JP2701273B2 (ja) 発振出力制御回路
KR100241443B1 (ko) 격행주사 모드-순차주사 모드 변환회로
JPH08163399A (ja) ディジタル信号の位相差吸収装置
EP0522181A4 (en) Apparatus for processing video image
JPS59135977A (ja) テレビ画像拡大方法及び装置
JPH05336489A (ja) アドバンスド・ブラックバースト信号発生方法と回路
JP2000134584A (ja) インターフェース装置及び映像信号処理方法
JPH08160939A (ja) デジタルビデオデータ取込用バッファ回路
JPS585785A (ja) 表示制御回路
JPH03207177A (ja) 縮小画面表示装置
JPS6166478A (ja) 自動同期制御回路
JPH0271290A (ja) ディスプレイ高精度表示方式
KR960006539A (ko) 양 튜너를 이용한 다중화면의 동화표시 방법 및 장치
JPS6343949B2 (show.php)
JPH01264480A (ja) テレビ画面における縮小装置
JPH051479B2 (show.php)