JPS6322351B2 - - Google Patents
Info
- Publication number
- JPS6322351B2 JPS6322351B2 JP57183588A JP18358882A JPS6322351B2 JP S6322351 B2 JPS6322351 B2 JP S6322351B2 JP 57183588 A JP57183588 A JP 57183588A JP 18358882 A JP18358882 A JP 18358882A JP S6322351 B2 JPS6322351 B2 JP S6322351B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit board
- printed circuit
- spacing
- central processing
- processing unit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/394—Routing
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2115/00—Details relating to the type of the circuit
- G06F2115/12—Printed circuit boards [PCB] or multi-chip modules [MCM]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57183588A JPS5972564A (ja) | 1982-10-18 | 1982-10-18 | プリント基板設計装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57183588A JPS5972564A (ja) | 1982-10-18 | 1982-10-18 | プリント基板設計装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5972564A JPS5972564A (ja) | 1984-04-24 |
JPS6322351B2 true JPS6322351B2 (enrdf_load_stackoverflow) | 1988-05-11 |
Family
ID=16138440
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57183588A Granted JPS5972564A (ja) | 1982-10-18 | 1982-10-18 | プリント基板設計装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5972564A (enrdf_load_stackoverflow) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11759900B2 (en) | 2018-05-01 | 2023-09-19 | Haru Technique Laboratory Inc. | Machining apparatus for differential case |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57139867A (en) * | 1981-02-25 | 1982-08-30 | Fujitsu Ltd | Wiring system using fundamental connecting pattern |
JPS57153444A (en) * | 1981-03-18 | 1982-09-22 | Fujitsu Ltd | Determining processing system for route |
-
1982
- 1982-10-18 JP JP57183588A patent/JPS5972564A/ja active Granted
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11759900B2 (en) | 2018-05-01 | 2023-09-19 | Haru Technique Laboratory Inc. | Machining apparatus for differential case |
Also Published As
Publication number | Publication date |
---|---|
JPS5972564A (ja) | 1984-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4907127A (en) | Printed circuit board construction and method for producing printed circuit end products | |
JPS6322351B2 (enrdf_load_stackoverflow) | ||
US3385702A (en) | Photomechanical method of making metallic patterns | |
JP3166847B2 (ja) | プリント基板設計における配線収容性評価プログラムを記録した記録媒体および装置 | |
JP2615091B2 (ja) | 回路ブロックパターン入力装置 | |
JPH0245881A (ja) | プリント基板の配線方法 | |
Nishioka et al. | A minicomputerized automatic layout system for two-layer printed wiring boards | |
JPH0824212B2 (ja) | 切削方式スルーホール基板及びプリント回路基板の製造方法 | |
JPS6322352B2 (enrdf_load_stackoverflow) | ||
JPH07175835A (ja) | パターン表示装置 | |
JPS6259349B2 (enrdf_load_stackoverflow) | ||
JPH077424B2 (ja) | 自動配線方法 | |
JP2664784B2 (ja) | 集積回路用マスクパターン作成方法 | |
JPH04148376A (ja) | 印刷回路の階層的配置処理方式 | |
JPH06162143A (ja) | Cadによる配線設計の際の表示方法 | |
JP3147055B2 (ja) | 図形の検索方法、図形検索装置及び記録媒体 | |
JPH11353350A (ja) | 基板図作成装置 | |
JPS59125469A (ja) | プリント基板自動設計装置 | |
JPS635794B2 (enrdf_load_stackoverflow) | ||
JPH06152191A (ja) | 部品装着装置 | |
Cadman | Design of printed circuit board layouts using graph theoretic methods | |
JP2987919B2 (ja) | プリント配線板の配線処理装置 | |
GB1502006A (en) | Manufacture of printed circuit boards and the like | |
JPH0934917A (ja) | 部品番号整列方法 | |
JPH03214697A (ja) | 電子部品実装データの作成方法 |