JPS6322352B2 - - Google Patents
Info
- Publication number
- JPS6322352B2 JPS6322352B2 JP18358982A JP18358982A JPS6322352B2 JP S6322352 B2 JPS6322352 B2 JP S6322352B2 JP 18358982 A JP18358982 A JP 18358982A JP 18358982 A JP18358982 A JP 18358982A JP S6322352 B2 JPS6322352 B2 JP S6322352B2
- Authority
- JP
- Japan
- Prior art keywords
- printed circuit
- circuit board
- connection pattern
- track
- mesh
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/39—Circuit design at the physical level
- G06F30/394—Routing
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2115/00—Details relating to the type of the circuit
- G06F2115/12—Printed circuit boards [PCB] or multi-chip modules [MCM]
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Computer Networks & Wireless Communication (AREA)
- Preparing Plates And Mask In Photomechanical Process (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57183589A JPS5972565A (ja) | 1982-10-18 | 1982-10-18 | プリント基板設計装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP57183589A JPS5972565A (ja) | 1982-10-18 | 1982-10-18 | プリント基板設計装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS5972565A JPS5972565A (ja) | 1984-04-24 |
JPS6322352B2 true JPS6322352B2 (enrdf_load_stackoverflow) | 1988-05-11 |
Family
ID=16138458
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP57183589A Granted JPS5972565A (ja) | 1982-10-18 | 1982-10-18 | プリント基板設計装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS5972565A (enrdf_load_stackoverflow) |
-
1982
- 1982-10-18 JP JP57183589A patent/JPS5972565A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS5972565A (ja) | 1984-04-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5634093A (en) | Method and CAD system for designing wiring patterns using predetermined rules | |
JPH0793358B2 (ja) | ブロック配置処理方式 | |
JPH08235237A (ja) | 自動配線方法および自動配線装置 | |
JP4156274B2 (ja) | 対話型フロアプランナ装置 | |
JPS6322352B2 (enrdf_load_stackoverflow) | ||
Nishioka et al. | A minicomputerized automatic layout system for two-layer printed wiring boards | |
JP3181353B2 (ja) | 多層プリント配線板設計cad装置 | |
JPH0245881A (ja) | プリント基板の配線方法 | |
JPS60180200A (ja) | 部品重なりチエツク処理方式 | |
JP2566788B2 (ja) | プリント板の配線方式 | |
JP2000207438A (ja) | プリント配線板設計支援装置 | |
JPS63108466A (ja) | 計算機援用設計装置 | |
JPS635794B2 (enrdf_load_stackoverflow) | ||
Kessenich et al. | Global forced hierarchical router | |
JP2000155768A (ja) | 配線経路表示方法 | |
JPH0314181A (ja) | 部品の自動配置処理方式 | |
JPH04151774A (ja) | 多層プリント配線板の未配線区間配線方法 | |
JPH06162143A (ja) | Cadによる配線設計の際の表示方法 | |
JPH11353350A (ja) | 基板図作成装置 | |
JPH0476154B2 (enrdf_load_stackoverflow) | ||
JPH11103139A (ja) | プリント配線板のロケーション文字表示方法 | |
JPH01292473A (ja) | 配線経路決定法 | |
JP2713969B2 (ja) | 自動配線パターン設定方式 | |
JP2593202B2 (ja) | 多層プリント配線板自動設計装置の自動配線処理装置 | |
JPH05266137A (ja) | 配置設計支援装置 |