JPS63198883A - 論理回路パッケ−ジの試験方式 - Google Patents
論理回路パッケ−ジの試験方式Info
- Publication number
- JPS63198883A JPS63198883A JP62127764A JP12776487A JPS63198883A JP S63198883 A JPS63198883 A JP S63198883A JP 62127764 A JP62127764 A JP 62127764A JP 12776487 A JP12776487 A JP 12776487A JP S63198883 A JPS63198883 A JP S63198883A
- Authority
- JP
- Japan
- Prior art keywords
- signal
- test
- unstable
- circuit
- logic
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Tests Of Electronic Circuits (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62127764A JPS63198883A (ja) | 1987-05-25 | 1987-05-25 | 論理回路パッケ−ジの試験方式 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP62127764A JPS63198883A (ja) | 1987-05-25 | 1987-05-25 | 論理回路パッケ−ジの試験方式 |
Related Parent Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP6664879A Division JPS55164948A (en) | 1979-05-29 | 1979-05-29 | Test system for logic circuit package |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63198883A true JPS63198883A (ja) | 1988-08-17 |
| JPH0350226B2 JPH0350226B2 (enExample) | 1991-08-01 |
Family
ID=14968116
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP62127764A Granted JPS63198883A (ja) | 1987-05-25 | 1987-05-25 | 論理回路パッケ−ジの試験方式 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63198883A (enExample) |
-
1987
- 1987-05-25 JP JP62127764A patent/JPS63198883A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0350226B2 (enExample) | 1991-08-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US3947697A (en) | Synchronizing circuit including two flip-flops and circuit means to protect a synchronized signal from an unstable state of the flip-flops | |
| US4800295A (en) | Retriggerable monostable multivibrator | |
| US5471159A (en) | Setup or hold violation triggering | |
| EP0273196A2 (en) | Multi-level pattern detector for a single signal | |
| KR100393472B1 (ko) | 스캔테스트용자동리세트바이패스제어 | |
| US6639449B1 (en) | Asynchronous glitch-free clock multiplexer | |
| JP2532740B2 (ja) | アドレス遷移検出回路 | |
| JPS63198883A (ja) | 論理回路パッケ−ジの試験方式 | |
| JP2906073B2 (ja) | Dcテスト用回路を含むlsi | |
| US6378092B1 (en) | Integrated circuit testing | |
| JPS60219919A (ja) | 電源投入方式 | |
| JPH0318154B2 (enExample) | ||
| JP2591849B2 (ja) | テスト回路 | |
| SU1684756A1 (ru) | Устройство дл функционального контрол цифровых интегральных схем | |
| JP2897540B2 (ja) | 半導体集積回路 | |
| JPH0782066B2 (ja) | 半導体集積回路装置 | |
| US4041248A (en) | Tone detection synchronizer | |
| JP3025551B2 (ja) | 直流特性試験回路 | |
| JP2599759B2 (ja) | フリップフロップテスト方式 | |
| SU1674019A1 (ru) | Устройство дл контрол цифровых интегральных схем | |
| JPS5939837Y2 (ja) | ゲ−ト信号停止装置 | |
| JPH0542374Y2 (enExample) | ||
| JP2846383B2 (ja) | 集積回路試験装置 | |
| SU1583887A1 (ru) | Устройство дл функционального контрол больших интегральных микросхем | |
| RU1354989C (ru) | Устройство для контроля цифровых узлов |