JPS63185319U - - Google Patents

Info

Publication number
JPS63185319U
JPS63185319U JP7589687U JP7589687U JPS63185319U JP S63185319 U JPS63185319 U JP S63185319U JP 7589687 U JP7589687 U JP 7589687U JP 7589687 U JP7589687 U JP 7589687U JP S63185319 U JPS63185319 U JP S63185319U
Authority
JP
Japan
Prior art keywords
circuit
signal
pulse width
data latch
gate circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP7589687U
Other languages
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP7589687U priority Critical patent/JPS63185319U/ja
Publication of JPS63185319U publication Critical patent/JPS63185319U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Manipulation Of Pulses (AREA)
  • Dc Digital Transmission (AREA)
  • Selective Calling Equipment (AREA)

Description

【図面の簡単な説明】[Brief explanation of the drawing]

第1図は本考案の実施例を示す回路図、第2図
は第1図に示された回路の動作を示すタイミング
図、第3図は従来例を示す回路図、第4図は第3
図の動作を示すタイミング図である。 4……入力端子、5……データラツチ回路、6
……ゲート回路、8……パルス幅弁別回路。
FIG. 1 is a circuit diagram showing an embodiment of the present invention, FIG. 2 is a timing diagram showing the operation of the circuit shown in FIG. 1, FIG. 3 is a circuit diagram showing a conventional example, and FIG.
FIG. 3 is a timing chart showing the operation shown in FIG. 4...Input terminal, 5...Data latch circuit, 6
...Gate circuit, 8...Pulse width discrimination circuit.

Claims (1)

【実用新案登録請求の範囲】[Scope of utility model registration request] 入力信号が印加されるデータラツチ回路と、前
記入力信号とその反転信号を前記データラツチ回
路の出力信号により切換出力するゲート回路と、
該ゲート回路の出力の信号変化に基いて基準クロ
ツクパルスを計数し前記ゲート回路のパルス幅が
所定のパルス幅以上のとき前記データラツチ回路
にラツチパルスを印加するパルス幅弁別回路とを
備え、前記入力信号に混入するノイズを除去する
ことを特徴とする信号入力回路。
a data latch circuit to which an input signal is applied; a gate circuit that switches and outputs the input signal and its inverted signal according to the output signal of the data latch circuit;
a pulse width discrimination circuit that counts reference clock pulses based on signal changes in the output of the gate circuit and applies a latch pulse to the data latch circuit when the pulse width of the gate circuit is equal to or greater than a predetermined pulse width; A signal input circuit characterized by removing mixed noise.
JP7589687U 1987-05-20 1987-05-20 Pending JPS63185319U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP7589687U JPS63185319U (en) 1987-05-20 1987-05-20

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP7589687U JPS63185319U (en) 1987-05-20 1987-05-20

Publications (1)

Publication Number Publication Date
JPS63185319U true JPS63185319U (en) 1988-11-29

Family

ID=30922466

Family Applications (1)

Application Number Title Priority Date Filing Date
JP7589687U Pending JPS63185319U (en) 1987-05-20 1987-05-20

Country Status (1)

Country Link
JP (1) JPS63185319U (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0746125A (en) * 1993-07-28 1995-02-14 Nec Corp Pll circuit

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58100533A (en) * 1981-12-10 1983-06-15 Fujitsu Ltd Chattering preventing circuit

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS58100533A (en) * 1981-12-10 1983-06-15 Fujitsu Ltd Chattering preventing circuit

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0746125A (en) * 1993-07-28 1995-02-14 Nec Corp Pll circuit

Similar Documents

Publication Publication Date Title
JPS63185319U (en)
JPH02116129U (en)
JPH0264235U (en)
JPS62159027U (en)
JPH0163224U (en)
JPS6119860U (en) External signal counting device
JPS60102690U (en) Radiation measuring instrument noise prevention circuit
JPH0485924U (en)
JPH0310639U (en)
JPS63111723U (en)
JPS62203519U (en)
JPH02120925U (en)
JPS59140520U (en) electronic volume
JPS5882039U (en) phase comparison circuit
JPH0216617U (en)
JPS60180139U (en) counting circuit
JPS58538U (en) Data speed conversion circuit
JPH02120942U (en)
JPS62177128U (en)
JPS60119138U (en) Pulse generation circuit
JPS6249329U (en)
JPS6033681U (en) digital clock correction circuit
JPS6071979U (en) Mobile pulse counting device
JPH03106495U (en)
JPS6213027U (en)