JPS6119860U - External signal counting device - Google Patents
External signal counting deviceInfo
- Publication number
- JPS6119860U JPS6119860U JP10572984U JP10572984U JPS6119860U JP S6119860 U JPS6119860 U JP S6119860U JP 10572984 U JP10572984 U JP 10572984U JP 10572984 U JP10572984 U JP 10572984U JP S6119860 U JPS6119860 U JP S6119860U
- Authority
- JP
- Japan
- Prior art keywords
- signal
- latch
- circuit
- read
- counting device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Landscapes
- Information Transfer Systems (AREA)
Abstract
(57)【要約】本公報は電子出願前の出願データであるた
め要約のデータは記録されません。(57) [Summary] This bulletin contains application data before electronic filing, so abstract data is not recorded.
Description
図面は本考案の実施例を示すもので、第１図は外部信号
計数装置の全体構成を示すブロック図、第２図は第１図
に示す計数装置の動作を説明するためのタイミングチャ
ートである。
１０・・・・・・加減算カウンタ、１１・・・・・・ラ
ッチ回路、１２・・・・・・読込ゲート、１３・・・・
・・コンピュータ、１５・・・・・・オアゲート、１６
．１７・・・・・・遅延回路、２０・・・・・・読込信
号発生回路、２１・・・・・・アンドゲート。The drawings show an embodiment of the present invention, and FIG. 1 is a block diagram showing the overall configuration of an external signal counting device, and FIG. 2 is a timing chart for explaining the operation of the counting device shown in FIG. 1. . 10... Addition/subtraction counter, 11... Latch circuit, 12... Read gate, 13...
...Computer, 15...Orgate, 16
．． 17... Delay circuit, 20... Read signal generation circuit, 21... AND gate.
Claims (1)
ともに、このカウンタの計数値をラッチ回路に転送し、
このラッチ回路の内容をコンピュータにて読込むように
した外部信号計数装置において、前記入力信号が前記カ
ウンタに供給されたことに応答して作動し、前記入力信
号が入力されてから一定時間後に前記コンピュータより
出力される読込信号よりも時間幅の長いラッチ信号を出
力するラッチ信号発生回路と、前記コンピュータから読
込信号が送出されない状態でかつ前記ラッチ信号発生回
路からラッチ信号が送出されたタイミングで前記ラッチ
回路を作動させるゲート回路と、前記読込信号に応答し
て前記ラッチ回路の内容をコンピュータに出力する読込
ゲートとを設けたことを特徴とする外部信号計数装置。A counter counts the signals input from the outside, and transfers the counted value of this counter to the latch circuit.
In an external signal counting device in which the contents of this latch circuit are read by a computer, the counter operates in response to the input signal being supplied to the counter, and the computer reads the contents of the latch circuit after a certain period of time after the input signal is input. a latch signal generation circuit that outputs a latch signal having a longer time width than the read signal to be output; and a latch circuit that outputs a latch signal with a timing when the latch signal is sent from the latch signal generation circuit when the read signal is not sent from the computer. An external signal counting device comprising: a gate circuit for operating the latch circuit; and a read gate for outputting the contents of the latch circuit to a computer in response to the read signal.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10572984U JPS6119860U (en) | 1984-07-11 | 1984-07-11 | External signal counting device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10572984U JPS6119860U (en) | 1984-07-11 | 1984-07-11 | External signal counting device |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6119860U true JPS6119860U (en) | 1986-02-05 |
| JPH0219869Y2 JPH0219869Y2 (en) | 1990-05-31 |
Family
ID=30665038
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10572984U Granted JPS6119860U (en) | 1984-07-11 | 1984-07-11 | External signal counting device |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6119860U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63140315U (en) * | 1987-03-04 | 1988-09-14 | ||
| JPH03107122U (en) * | 1990-02-20 | 1991-11-05 |
-
1984
- 1984-07-11 JP JP10572984U patent/JPS6119860U/en active Granted
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS63140315U (en) * | 1987-03-04 | 1988-09-14 | ||
| JPH03107122U (en) * | 1990-02-20 | 1991-11-05 |
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0219869Y2 (en) | 1990-05-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6119860U (en) | External signal counting device | |
| JPS6128070U (en) | digital frequency phase comparator | |
| JPS6020695U (en) | Input signal detection circuit | |
| JPS5877943U (en) | Multi-point sampling circuit | |
| JPS5847945U (en) | Request signal processing circuit | |
| JPS60180139U (en) | counting circuit | |
| JPS59117974U (en) | Measurement mode switching circuit | |
| JPS58124895U (en) | Alarm signal holding circuit | |
| JPS58107633U (en) | Output circuit | |
| JPS5813742U (en) | memory counter circuit | |
| JPS5894021U (en) | microcomputer | |
| JPS59189336U (en) | input circuit | |
| JPS60126831U (en) | Microcomputer reset circuit | |
| JPS5837229U (en) | logic circuit | |
| JPS59118036U (en) | data input circuit | |
| JPS59119644U (en) | Gate array IC | |
| JPS5871843U (en) | BCD signal reading device | |
| JPS6427724U (en) | ||
| JPS5896651U (en) | Latch relay drive circuit | |
| JPS5970239U (en) | Malfunction prevention circuit when power is turned on | |
| JPS5836457U (en) | Reading data input device | |
| JPS5837252U (en) | pulse width modulation circuit | |
| JPS60169947U (en) | Parallel/serial conversion circuit | |
| JPS59153588U (en) | Muting circuit of monitor receiver | |
| JPS6363781U (en) |