JPS6315630U - - Google Patents
Info
- Publication number
- JPS6315630U JPS6315630U JP10746886U JP10746886U JPS6315630U JP S6315630 U JPS6315630 U JP S6315630U JP 10746886 U JP10746886 U JP 10746886U JP 10746886 U JP10746886 U JP 10746886U JP S6315630 U JPS6315630 U JP S6315630U
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- time constant
- monostable multivibrator
- pulsing
- output voltage
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 3
Description
第１図は本考案に係るＭ・Ｍ回路の一実施例を
示す回路図、第２図は第１図の動作を説明するた
めの信号波形図、第３図は従来の出力パルス幅可
変形のＭ・Ｍ回路を示す回路図である。
５……インバータ回路、１１……ＮＯＲ回路、
３……時定数回路、１４……ダイオード。
Fig. 1 is a circuit diagram showing an embodiment of the M/M circuit according to the present invention, Fig. 2 is a signal waveform diagram for explaining the operation of Fig. 1, and Fig. 3 is a conventional variable output pulse width type. FIG. 2 is a circuit diagram showing an M/M circuit of FIG. 5...Inverter circuit, 11...NOR circuit,
3... Time constant circuit, 14... Diode.
Claims (1)
ト回路と、このゲート回路の出力側に接続される
時定数回路と、この時定数回路の出力電圧をパル
ス化するパルス化回路とを有し、このパルス化回
路の出力信号の後縁により前記ゲート回路を再反
転させる単安定マルチバイブレータ回路において
、前記時定数回路の出力電圧を外部電源によりダ
イオードを介して制御できるようにしたことを特
徴とする単安定マルチバイブレータ回路。 It has a gate circuit that inverts in synchronization with the leading edge of an input pulse signal, a time constant circuit connected to the output side of this gate circuit, and a pulsing circuit that pulses the output voltage of this time constant circuit, In the monostable multivibrator circuit in which the gate circuit is re-inverted by the trailing edge of the output signal of the pulsing circuit, the output voltage of the time constant circuit can be controlled by an external power supply via a diode. Monostable multivibrator circuit.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10746886U JPS6315630U (en) | 1986-07-15 | 1986-07-15 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10746886U JPS6315630U (en) | 1986-07-15 | 1986-07-15 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPS6315630U true JPS6315630U (en) | 1988-02-02 |
Family
ID=30983776
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10746886U Pending JPS6315630U (en) | 1986-07-15 | 1986-07-15 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6315630U (en) |
-
1986
- 1986-07-15 JP JP10746886U patent/JPS6315630U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS6315630U (en) | ||
| JPS583780U (en) | Synchronous pulse signal generation circuit | |
| JPS62143331U (en) | ||
| JPS6197234U (en) | ||
| JPH0320399U (en) | ||
| JPS6370730U (en) | ||
| JPS6177678U (en) | ||
| JPS6384633U (en) | ||
| JPH0186321U (en) | ||
| JPS6230423U (en) | ||
| JPS61100044U (en) | ||
| JPS62143332U (en) | ||
| JPS6310646U (en) | ||
| JPS63527U (en) | ||
| JPS63124092U (en) | ||
| JPH0270525U (en) | ||
| JPS62182100U (en) | ||
| JPH02103924U (en) | ||
| JPS63126872U (en) | ||
| JPS5815201U (en) | Control device | |
| JPS63105880U (en) | ||
| JPS6136609U (en) | High frequency output circuit | |
| JPS6177671U (en) | ||
| JPH02143838U (en) | ||
| JPS6344664U (en) |