JPH0270525U - - Google Patents
Info
- Publication number
- JPH0270525U JPH0270525U JP14918588U JP14918588U JPH0270525U JP H0270525 U JPH0270525 U JP H0270525U JP 14918588 U JP14918588 U JP 14918588U JP 14918588 U JP14918588 U JP 14918588U JP H0270525 U JPH0270525 U JP H0270525U
- Authority
- JP
- Japan
- Prior art keywords
- output
- monostable multivibrator
- input
- gate
- delay
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000010586 diagram Methods 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 1
Landscapes
- Manipulation Of Pulses (AREA)
Description
第１図は本考案の回路のブロツク図、第２図は
第１図の各部の波形を示す図である。
Ｃ１，Ｃ２……コンデンサ、Ｇ１〜Ｇ３……イ
ンバーター、Ｇ４……ＮＯＲゲート、Ｍ１……モ
ノステーブルマルチバイブレーター、Ｎ１……積
分回路、Ｒ１，Ｒ２……抵抗、ＶＣＣ……電源電
圧。
FIG. 1 is a block diagram of the circuit of the present invention, and FIG. 2 is a diagram showing waveforms at various parts of FIG. 1. C 1 , C 2 ... Capacitor, G1 to G3 ... Inverter, G4 ... NOR gate, M1 ... Monostable multivibrator, N1 ... Integrating circuit, R 1 , R 2 ... Resistor, VCC ... Power supply voltage .
Claims (1)
るモノステーブルマルチバイブレーターと、前記
入力信号から前記モノステーブルマルチバイブレ
ーター出力までの遅延を補正する遅延回路および
前記モノステーブルマルチバイブレーター出力と
前記遅延回路出力を入力とするＮＯＲゲートとか
ら構成されることを特徴とするパルス性ノイズ除
去回路。 A monostable multivibrator driven by an input signal input from a signal line, a delay circuit that corrects a delay from the input signal to the output of the monostable multivibrator, and an output of the monostable multivibrator and an output of the delay circuit are input. 1. A pulse noise removal circuit comprising: a NOR gate; and a NOR gate.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14918588U JPH0270525U (en) | 1988-11-15 | 1988-11-15 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP14918588U JPH0270525U (en) | 1988-11-15 | 1988-11-15 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| JPH0270525U true JPH0270525U (en) | 1990-05-29 |
Family
ID=31421185
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP14918588U Pending JPH0270525U (en) | 1988-11-15 | 1988-11-15 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPH0270525U (en) |
-
1988
- 1988-11-15 JP JP14918588U patent/JPH0270525U/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPH0270525U (en) | ||
| JPS63527U (en) | ||
| JPH0236226U (en) | ||
| JPH0170429U (en) | ||
| JPS6333254U (en) | ||
| JPS6344664U (en) | ||
| JPS6321881U (en) | ||
| JPS6423096U (en) | ||
| JPH0218121U (en) | ||
| JPS60169935U (en) | Pulse waveform generation circuit | |
| JPS61174228U (en) | ||
| JPH0163224U (en) | ||
| JPH0178430U (en) | ||
| JPS62166463U (en) | ||
| JPS62105634U (en) | ||
| JPS6195125U (en) | ||
| JPH0471034U (en) | ||
| JPH01153722U (en) | ||
| JPS625383U (en) | ||
| JPS6266431U (en) | ||
| JPH03121413U (en) | ||
| JPH0260917U (en) | ||
| JPS62198896U (en) | ||
| JPS63196530U (en) | ||
| JPS5825597U (en) | Chiyotsupa power control circuit |