JPS6315625B2 - - Google Patents

Info

Publication number
JPS6315625B2
JPS6315625B2 JP54162998A JP16299879A JPS6315625B2 JP S6315625 B2 JPS6315625 B2 JP S6315625B2 JP 54162998 A JP54162998 A JP 54162998A JP 16299879 A JP16299879 A JP 16299879A JP S6315625 B2 JPS6315625 B2 JP S6315625B2
Authority
JP
Japan
Prior art keywords
input
output
data processing
request signal
gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP54162998A
Other languages
English (en)
Japanese (ja)
Other versions
JPS5685134A (en
Inventor
Kei Furui
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP16299879A priority Critical patent/JPS5685134A/ja
Publication of JPS5685134A publication Critical patent/JPS5685134A/ja
Publication of JPS6315625B2 publication Critical patent/JPS6315625B2/ja
Granted legal-status Critical Current

Links

JP16299879A 1979-12-14 1979-12-14 Input/output controlling system for data processor Granted JPS5685134A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16299879A JPS5685134A (en) 1979-12-14 1979-12-14 Input/output controlling system for data processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16299879A JPS5685134A (en) 1979-12-14 1979-12-14 Input/output controlling system for data processor

Publications (2)

Publication Number Publication Date
JPS5685134A JPS5685134A (en) 1981-07-11
JPS6315625B2 true JPS6315625B2 (enrdf_load_stackoverflow) 1988-04-05

Family

ID=15765248

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16299879A Granted JPS5685134A (en) 1979-12-14 1979-12-14 Input/output controlling system for data processor

Country Status (1)

Country Link
JP (1) JPS5685134A (enrdf_load_stackoverflow)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61168443U (enrdf_load_stackoverflow) * 1985-04-08 1986-10-18
JPS6227850A (ja) * 1985-07-30 1987-02-05 Fujitsu Ltd 端末制御方法
JPS638997U (enrdf_load_stackoverflow) * 1986-07-04 1988-01-21

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5311418B2 (enrdf_load_stackoverflow) * 1973-09-26 1978-04-21
JPS542635A (en) * 1977-06-08 1979-01-10 Hitachi Ltd Input-output control system

Also Published As

Publication number Publication date
JPS5685134A (en) 1981-07-11

Similar Documents

Publication Publication Date Title
US4964074A (en) In-circuit emulator
US3921141A (en) Malfunction monitor control circuitry for central data processor of digital communication system
GB1565536A (en) Computer systems
US4580246A (en) Write protection circuit and method for a control register
JPH0351002B2 (enrdf_load_stackoverflow)
US3680052A (en) Configuration control of data processing system units
US4945540A (en) Gate circuit for bus signal lines
US4012593A (en) Bidirectional repeater in data transmission system
JPS6315625B2 (enrdf_load_stackoverflow)
US4066883A (en) Test vehicle for selectively inserting diagnostic signals into a bus-connected data-processing system
US3256513A (en) Method and circuit arrangement for improving the operating reliability of electronically controlled telecom-munication switching systems
JPH0152774B2 (enrdf_load_stackoverflow)
JP2626127B2 (ja) 予備系ルート試験方式
JPH0380303A (ja) 二重化装置
JPS605029B2 (ja) 多重計算機システムにおける運転管理装置
SU1035596A2 (ru) Устройство дл сопр жени двух вычислительных машин
JPS60691B2 (ja) 電子計算機システムの電源制御方式
JPS6041787B2 (ja) 多重プロセツサによるデ−タ処理装置
JPS6146548A (ja) 系変更制御方式
JPH0821012B2 (ja) ダイレクトメモリアクセスの系切替装置
JPS63125032A (ja) デ−タバス中継装置
JPS58203534A (ja) 電子計算機システム
JPH0363098B2 (enrdf_load_stackoverflow)
JPS60254362A (ja) デ−タ処理装置における状態情報の退避方法
JPH0250659A (ja) 二重化システムの切換回路