JPS63152093A - 半導体記憶装置 - Google Patents
半導体記憶装置Info
- Publication number
- JPS63152093A JPS63152093A JP61298896A JP29889686A JPS63152093A JP S63152093 A JPS63152093 A JP S63152093A JP 61298896 A JP61298896 A JP 61298896A JP 29889686 A JP29889686 A JP 29889686A JP S63152093 A JPS63152093 A JP S63152093A
- Authority
- JP
- Japan
- Prior art keywords
- row
- memory cell
- address
- column
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61298896A JPS63152093A (ja) | 1986-12-17 | 1986-12-17 | 半導体記憶装置 |
| US07/132,442 US4811297A (en) | 1986-12-16 | 1987-12-14 | Boundary-free semiconductor memory device |
| KR1019870014361A KR910002202B1 (ko) | 1986-12-16 | 1987-12-15 | 바운더리-프리 반도체 메모리 장치 |
| EP19870402882 EP0272980A3 (en) | 1986-12-16 | 1987-12-16 | Boundary-free semiconductor memory device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61298896A JPS63152093A (ja) | 1986-12-17 | 1986-12-17 | 半導体記憶装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS63152093A true JPS63152093A (ja) | 1988-06-24 |
| JPH0444355B2 JPH0444355B2 (cg-RX-API-DMAC7.html) | 1992-07-21 |
Family
ID=17865558
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61298896A Granted JPS63152093A (ja) | 1986-12-16 | 1986-12-17 | 半導体記憶装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS63152093A (cg-RX-API-DMAC7.html) |
-
1986
- 1986-12-17 JP JP61298896A patent/JPS63152093A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPH0444355B2 (cg-RX-API-DMAC7.html) | 1992-07-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5436870A (en) | Semiconductor memory device | |
| US6011751A (en) | Sychronous semiconductor memory device with burst address counter operating under linear/interleave mode of single data rate/double data rate scheme | |
| KR910002202B1 (ko) | 바운더리-프리 반도체 메모리 장치 | |
| KR20020033497A (ko) | 반도체장치 | |
| US5535163A (en) | Semiconductor memory device for inputting and outputting data in a unit of bits | |
| JPH04228174A (ja) | 半導体メモリ | |
| US4903231A (en) | Transposition memory for a data processing circuit | |
| JPH03216888A (ja) | 半導体記憶装置 | |
| JP3703518B2 (ja) | 連想メモリシステム | |
| CA1207916A (en) | Cmos multiport general purpose register | |
| JPH065070A (ja) | シリアルアクセスメモリ | |
| JP3096362B2 (ja) | シリアルアクセスメモリ | |
| JPH04212775A (ja) | 半導体メモリデバイス | |
| US7020042B2 (en) | Compact decode and multiplexing circuitry for a multi-port memory having a common memory interface | |
| JPS63152093A (ja) | 半導体記憶装置 | |
| US4962486A (en) | Boundary-free semiconductor memory device having a plurality of slide access memories | |
| JPS60142449A (ja) | デ−タ変換回路 | |
| JPH0344888A (ja) | 半導体記憶装置 | |
| JP3090104B2 (ja) | 半導体メモリ装置 | |
| US6735147B2 (en) | Semiconductor memory device and a method for generating a block selection signal of the same | |
| JPS61289596A (ja) | 半導体記憶装置 | |
| KR100546297B1 (ko) | 반도체 집적회로 | |
| JPH022299A (ja) | 時間スイッチ回路 | |
| JP3359932B2 (ja) | プログラマブル・ロジック・ユニット回路及びプログラマブル・ロジック回路 | |
| KR100188678B1 (ko) | 매크로 블록 컨버터 및 그에 적합한 어드레싱 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| LAPS | Cancellation because of no payment of annual fees |