JPS63149750A - イニシャルプログラムロード方法 - Google Patents

イニシャルプログラムロード方法

Info

Publication number
JPS63149750A
JPS63149750A JP29717386A JP29717386A JPS63149750A JP S63149750 A JPS63149750 A JP S63149750A JP 29717386 A JP29717386 A JP 29717386A JP 29717386 A JP29717386 A JP 29717386A JP S63149750 A JPS63149750 A JP S63149750A
Authority
JP
Japan
Prior art keywords
initial program
program load
ipl
alternate path
retry
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP29717386A
Other languages
English (en)
Japanese (ja)
Other versions
JPH05736B2 (OSRAM
Inventor
Shinji Uchida
真二 内田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP29717386A priority Critical patent/JPS63149750A/ja
Publication of JPS63149750A publication Critical patent/JPS63149750A/ja
Publication of JPH05736B2 publication Critical patent/JPH05736B2/ja
Granted legal-status Critical Current

Links

JP29717386A 1986-12-12 1986-12-12 イニシャルプログラムロード方法 Granted JPS63149750A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP29717386A JPS63149750A (ja) 1986-12-12 1986-12-12 イニシャルプログラムロード方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP29717386A JPS63149750A (ja) 1986-12-12 1986-12-12 イニシャルプログラムロード方法

Publications (2)

Publication Number Publication Date
JPS63149750A true JPS63149750A (ja) 1988-06-22
JPH05736B2 JPH05736B2 (OSRAM) 1993-01-06

Family

ID=17843122

Family Applications (1)

Application Number Title Priority Date Filing Date
JP29717386A Granted JPS63149750A (ja) 1986-12-12 1986-12-12 イニシャルプログラムロード方法

Country Status (1)

Country Link
JP (1) JPS63149750A (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5801215A (en) * 1994-08-12 1998-09-01 Mitsubishi Pencil Kabushiki Kaisha Baked pencil lead and method for manufacturing the same

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS593612A (ja) * 1982-06-30 1984-01-10 Fujitsu Ltd イニシヤル・プログラム・ロ−ド処理方式
JPS593610A (ja) * 1982-06-30 1984-01-10 Fujitsu Ltd Ｉｐｌリトライ処理方式
JPS59168528A (ja) * 1983-03-16 1984-09-22 Nippon Telegr & Teleph Corp <Ntt> イニシヤル・プログラム・ロ−ド方式

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS593612A (ja) * 1982-06-30 1984-01-10 Fujitsu Ltd イニシヤル・プログラム・ロ−ド処理方式
JPS593610A (ja) * 1982-06-30 1984-01-10 Fujitsu Ltd Ｉｐｌリトライ処理方式
JPS59168528A (ja) * 1983-03-16 1984-09-22 Nippon Telegr & Teleph Corp <Ntt> イニシヤル・プログラム・ロ−ド方式

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5801215A (en) * 1994-08-12 1998-09-01 Mitsubishi Pencil Kabushiki Kaisha Baked pencil lead and method for manufacturing the same

Also Published As

Publication number Publication date
JPH05736B2 (OSRAM) 1993-01-06

Similar Documents

Publication Publication Date Title
US5437033A (en) System for recovery from a virtual machine monitor failure with a continuous guest dispatched to a nonguest mode
KR100193920B1 (ko) 멀티 프로세서형 컴퓨터
US5764882A (en) Multiprocessor system capable of isolating failure processor based on initial diagnosis result
JPWO1997010549A1 (ja) 電子計算機システム
JPS61182160A (ja) デ−タ処理装置
JPS63149750A (ja) イニシャルプログラムロード方法
JP2986930B2 (ja) 対称型マルチプロセッサのタスクスケジューリング方式
JPS635780B2 (OSRAM)
JPS6314241A (ja) メモリ拡張方式
JPH03219360A (ja) マルチプロセッサ制御方式
JPS62243498A (ja) 主記憶装置管理方式
JPH05735B2 (OSRAM)
JPS59121525A (ja) サブチヤネル制御方式
JPH0462641A (ja) マルチプロセッサシステム
JPS6314242A (ja) メモリ拡張方式
JPS58142451A (ja) 割込制御方式
JPS6315334A (ja) 並列処理装置
JPS62296264A (ja) デ−タ処理システムの構成制御方式
JPS5914063A (ja) マイクロコンピユ−タのスタ−トアツプ方式
JPS59163601A (ja) プログラマブルコントロ−ラ
JPS6394339A (ja) 仮想計算機システム
JPS6231386B2 (OSRAM)
JPH09152978A (ja) 情報処理装置の再開処理システム
JPS63195762A (ja) デ−タ処理装置
JPS63158635A (ja) 複数ｏｓ実行方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees