JPS63116259A - システム構成制御方式 - Google Patents

システム構成制御方式

Info

Publication number
JPS63116259A
JPS63116259A JP26351386A JP26351386A JPS63116259A JP S63116259 A JPS63116259 A JP S63116259A JP 26351386 A JP26351386 A JP 26351386A JP 26351386 A JP26351386 A JP 26351386A JP S63116259 A JPS63116259 A JP S63116259A
Authority
JP
Japan
Prior art keywords
address
physical
devices
logical address
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP26351386A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0524542B2 (enExample
Inventor
Yoichi Endo
遠藤　代一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP26351386A priority Critical patent/JPS63116259A/ja
Publication of JPS63116259A publication Critical patent/JPS63116259A/ja
Publication of JPH0524542B2 publication Critical patent/JPH0524542B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0646—Configuration or reconfiguration
    • G06F12/0653—Configuration or reconfiguration with centralised address assignment
    • G06F12/0661—Configuration or reconfiguration with centralised address assignment and decentralised selection

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
JP26351386A 1986-11-05 1986-11-05 システム構成制御方式 Granted JPS63116259A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP26351386A JPS63116259A (ja) 1986-11-05 1986-11-05 システム構成制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP26351386A JPS63116259A (ja) 1986-11-05 1986-11-05 システム構成制御方式

Publications (2)

Publication Number Publication Date
JPS63116259A true JPS63116259A (ja) 1988-05-20
JPH0524542B2 JPH0524542B2 (enExample) 1993-04-08

Family

ID=17390574

Family Applications (1)

Application Number Title Priority Date Filing Date
JP26351386A Granted JPS63116259A (ja) 1986-11-05 1986-11-05 システム構成制御方式

Country Status (1)

Country Link
JP (1) JPS63116259A (enExample)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6132158A (ja) * 1984-07-23 1986-02-14 Fujitsu Ltd 共通バスのアドレス設定回路

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6132158A (ja) * 1984-07-23 1986-02-14 Fujitsu Ltd 共通バスのアドレス設定回路

Also Published As

Publication number Publication date
JPH0524542B2 (enExample) 1993-04-08

Similar Documents

Publication Publication Date Title
US5170472A (en) Dynamically changing a system i/o configuration definition
JPH02267634A (ja) 割込み処理装置
JPH0792782B2 (ja) 処理実行システム
JP2002245022A (ja) マルチプロセッサシステムとその共有メモリ制御方法、及び共有メモリ制御プログラム
EP0477385B1 (en) Method of resetting adapter module at failing time and computer system executing said method
EP0290942B1 (en) Guest machine execution control system for virtual machine system
JP2001333137A (ja) 自主動作通信制御装置及び自主動作通信制御方法
JPS63116259A (ja) システム構成制御方式
JPH0816405A (ja) システム初期化装置
JP3130892B2 (ja) 二重化システム
JPH0237458A (ja) 冗長バス構成のバス制御方式
JP2871171B2 (ja) マイクロコンピュータ
JPH07287694A (ja) 多重化処理システムおよびメモリ同期制御方法
JP2583169B2 (ja) 通信処理装置の運用プログラム切替方法
JP3228575B2 (ja) データ通信方式
JPH0157376B2 (enExample)
JPS597971B2 (ja) 入出力装置の制御方式
JPH0468458A (ja) データ通信処理装置
JPH02185136A (ja) ワークステーションアドレス設定方法
JPS61269545A (ja) 計算機システム
JPH05108592A (ja) マルチｃｐｕシステムにおけるユニツト管理方法
JPH04330541A (ja) 共通データ転送システム
JPS6210747A (ja) 不揮発性ｒａｍのチエツク方法
JPH0315217B2 (enExample)
JP2000069164A (ja) 障害情報転送装置