JPS6271945U - - Google Patents

Info

Publication number
JPS6271945U
JPS6271945U JP16323285U JP16323285U JPS6271945U JP S6271945 U JPS6271945 U JP S6271945U JP 16323285 U JP16323285 U JP 16323285U JP 16323285 U JP16323285 U JP 16323285U JP S6271945 U JPS6271945 U JP S6271945U
Authority
JP
Japan
Prior art keywords
address
circuit
determining circuit
data
write
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP16323285U
Other languages
English (en)
Japanese (ja)
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP16323285U priority Critical patent/JPS6271945U/ja
Publication of JPS6271945U publication Critical patent/JPS6271945U/ja
Pending legal-status Critical Current

Links

Landscapes

  • Synchronisation In Digital Transmission Systems (AREA)
JP16323285U 1985-10-24 1985-10-24 Pending JPS6271945U (enExample)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP16323285U JPS6271945U (enExample) 1985-10-24 1985-10-24

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP16323285U JPS6271945U (enExample) 1985-10-24 1985-10-24

Publications (1)

Publication Number Publication Date
JPS6271945U true JPS6271945U (enExample) 1987-05-08

Family

ID=31091241

Family Applications (1)

Application Number Title Priority Date Filing Date
JP16323285U Pending JPS6271945U (enExample) 1985-10-24 1985-10-24

Country Status (1)

Country Link
JP (1) JPS6271945U (enExample)

Similar Documents

Publication Publication Date Title
EP0270978A3 (de) Verfahren und Anordnung zum Ein- und Auslesen von paketorientierten Datensignalen in einen Pufferspeicher
JPS6274127A (ja) 同期化装置
TW520500B (en) Semiconductor memory device using dedicated command and address strobe signal and associated method
JPS6271945U (enExample)
JP2763871B2 (ja) 相手方メモリを用いた二つのプロセッサ間の非同期直列通信用送受信装置
JPS6080193A (ja) メモリシステム
JP3413894B2 (ja) シリアル伝送装置
US6256261B1 (en) Memory device with packet command
JPH01117139U (enExample)
JPH0243046U (enExample)
JPS6289154A (ja) 高速直列デ−タ伝送装置
JPS62146247U (enExample)
JPS5858650U (ja) プロセッサ間情報転送装置
JPH0813042B2 (ja) 方向制御方式
JPH07152683A (ja) バッファメモリ回路
JPH0322447U (enExample)
JPS5816961U (ja) 変復調装置
JPH0191959U (enExample)
JPH07110018B2 (ja) シリアル通信装置
JPS5914825B2 (ja) メモリ制御方式
SU572777A1 (ru) Устройство управлени дл сопр жени вычислительных машин
JPH0377546U (enExample)
JPS5624635A (en) Data input and output method
JPH0595386A (ja) アラームインターフエース回路
JPH0181794U (enExample)